| Lesson | Date | Topic | Reading | Assigned | Due |
|---|---|---|---|---|---|
| L1 | Jan 25 | Intro, Entity and architecture, Digital Systems Design | 1.1-1.7 | HW #1 | BOC L2 |
| L2 | Jan 27 | Digital Systems, hierarchical design, testbench | 2.1, 2.2.1, 2.2.2 | HW #2 | BOC L3 |
| L3 | Jan 29 | Combinational elements, unsigned, constraints file, synthesis | 3.5.4, 4.2.3, 4.3.1 | HW #3 | BOC L4 |
| L4 | Feb 1 | Sequential elements | 5.1, 5.2, 5.7, 5.8 | HW #4 | BOC L5 |
| L5 | Feb 3 | Combinations of elements, lab intro | 7.2 | HW #5 | BOC L6 |
| L6 | Feb 5 | Lab1 - VGA Synchronization | |||
| L7 | Feb 8 | Lab1 - VGA Synchronization | Gate Check 1 | BOC L7 | |
| L8 | Feb 10 | Lab1 - VGA Synchronization | Gate Check 2 | BOC L8 | |
| L9 | Feb 12 | Lab1 - VGA Synchronization | Lab1 Functionality | COB L9 | |
| L10 | Feb 15 | Finite State Machines | 10.2.1, 10.3.2, 10.4, 10.6.1 | Lab1 Write-up HW #6 |
COB L10 BOC L11 |
| L11 | Feb 17 | Datapath and Control | 11.1, 11.2, 14.4.2 | HW #7 | BOC L12 |
| L12 | Feb 19 | Datapath and Control | 11.5 | HW #8 | BOC L13 |
| L13 | Feb 22 | Datapath and Control | |||
| L14 | Feb 24 | Lab2 - Data acquisition, storage and display | Gate Check 1 | COB L14 | |
| L15 | Feb 26 | Exam #1 | |||
| L16 | Mar 1 | Lab2 - Data acquisition, storage and display | Gate Check 2 | BOC L16 | |
| L17 | Mar 3 | Lab2 - Data acquisition, storage and display | Lab2 Functionality | COB L17 | |
| L18 | Mar 5 | Soft CPU | Lab2 Write-up HW #9 |
COB L18 BOC L19 | |
| L19 | Mar 8 | Soft CPU | HW #10 | BOC L20 | |
| L20 | Mar 10 | Soft CPU | HW #11 | BOC L21 | |
| L21 | Mar 12 | Lab3 - O'scope control | Final Project Ideas |
||
| L22 | Mar 15 | Lab3 - O'scope control | Gate Check 1 | BOC L22 | |
| L23 | Mar 17 | Lab3 - O'scope control | Gate Check 2 | BOC L23 | |
| L24 | Mar 19 | Lab3 - O'scope control | |||
| L25 | Mar 22 | Direct Digital Synthesis | Lab3 Functionality | COB L25 | |
| L26 | Mar 24 | Direct Digital Synthesis | Lab3 Write-up Final Project Proposal - Draft |
COB L26 BOC L27 | |
| L27 | Mar 26 | Digital Low Pass Filter | BOC L28 | ||
| L28 | Mar 29 | Digital Low Pass Filter | Revised Final Project Proposal HW #12 |
BOC L29 BOC L29 | |
| L29 | Mar 31 | Lab4 - Function generator | Gate Check #1 | EOC L29 | |
| L30 | Apr 2 | Lab4 - Function generator | Gate Check #2 | EOC L30 | |
| L31 | Apr 5 | Lab4 - Function generator | Lab4 Functionality | COB L31 | |
| L32 | Apr 7 | Asynchronous Design FPGA fabric |
Lab4 Write-up | COB L32 | |
| L33 | Apr 9 | Exam #2 | |||
| L34 | Apr 12 | Lab5 - Final Project Milestone #1 |
Final Project Plan | BOC L34 | |
| L35 | Apr 14 | Lab5 - Final Project Milestone #1 |
|||
| L36 | Apr 16 | Communication Skills (writing) | Milestone#1 | BOC L36 | |
| L37 | Apr 19 | Lab5 - Final Project Milestone #2 |
|||
| L38 | Apr 21 | Lab5 - Final Project Milestone #2 |
|||
| L39 | Apr 23 | Communication Skills (speaking) Lab5 - Final Project Final push |
Milestone#2 | BOC L39 | |
| L40 | Apr 26 | Final Presentations | Project Functionality and Presentations | BOC L40 | |
| L41 | Apr 28 | Final Presentations | Project Write-up | BOC L41 | |
| L42 | Apr 30 | Final Presentations | Final Presentation | EOC L42 |