8. Instruction Set Reference



NII51017-10.0.0

Introduction

This section introduces the Nios[®] II instruction word format and provides a detailed reference of the Nios II instruction set. This chapter contains the following sections:

- "Word Formats" on page 8–1
- "Instruction Opcodes" on page 8–2
- "Assembler Pseudo-Instructions" on page 8–3
- "Assembler Macros" on page 8–4
- "Instruction Set Reference" on page 8–5

Word Formats

There are three types of Nios II instruction word format: I-type, R-type, and J-type.

I-Type

The defining characteristic of the I-type instruction word format is that it contains an immediate value embedded within the instruction word. I-type instructions words contain:

- A 6-bit opcode field OP
- Two 5-bit register fields A and B
- A 16-bit immediate data field IMM16

In most cases, fields A and IMM16 specify the source operands, and field B specifies the destination register. IMM16 is considered signed except for logical operations and unsigned comparisons.

I-type instructions include arithmetic and logical operations such as addi and andi; branch operations; load and store operations; and cache management operations.

The I-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	32	1	0
		А					В									IN	/M16	6										OP		

R-Type

The defining characteristic of the R-type instruction word format is that all arguments and results are specified as registers. R-type instructions contain:

- A 6-bit opcode field OP
- Three 5-bit register fields A, B, and C
- An 11-bit opcode-extension field OPX

In most cases, fields A and B specify the source operands, and field C specifies the destination register.

Some R-Type instructions embed a small immediate value in the five low-order bits of OPX. Unused bits in OPX are always 0.

R-type instructions include arithmetic and logical operations such as add and nor; comparison operations such as cmpeq and cmplt; the custom instruction; and other operations that need only register operands.

The R-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С							0	РΧ								0	Ρ		

J-Type

J-type instructions contain:

- A 6-bit opcode field
- A 26-bit immediate data field

J-type instructions, such as call and jmpi, transfer execution anywhere within a 256-MB range.

The J-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											IN	IME	D26															0	Ρ		

Instruction Opcodes

Table 8–1. OP Encodings (Part 1 of 2)

The OP field in the Nios II instruction word specifies the major class of an opcode as shown in Table 8–1 and Table 8–2. Most values of OP are encodings for I-type instructions. One encoding, OP = 0x00, is the J-type instruction call. Another encoding, OP = 0x3a, is used for all R-type instructions, in which case, the OPX field differentiates the instructions. All undefined encodings of OP and OPX are reserved.

OP	Instruction	OP	Instruction
0x00	call	0x10	cmplti
0x01	jmpi	0x11	
0x02		0x12	
0x03	ldbu	0x13	initda
0x04	addi	0x14	ori
0x05	stb	0x15	stw
0x06	br	0x16	blt
0x07	ldb	0x17	ldw
0x08	cmpgei	0x18	cmpnei
0x09		0x19	

OP	Instruction
0x20	cmpeqi
0x21	
0x22	
0x23	ldbuio
0x24	muli
0x25	stbio
0x26	beq
0x27	ldbio
0x28	cmpgeui
0x29	

OP	Instruction
0x30	cmpltui
0x31	
0x32	custom
0x33	initd
0x34	orhi
0x35	stwio
0x36	bltu
0x37	ldwio
0x38	rdprs
0x39	

OP	Instruction	OP	Instruction	OP	Instruction	OP	Instruction
0x0A		0x1A		0x2A		0x3A	R-type
0x0B	ldhu	0x1B	flushda	0x2B	ldhuio	0x3B	flushd
0x0C	andi	0x1C	xori	0x2C	andhi	0x3C	xorhi
0x0D	sth	0x1D		0x2D	sthio	0x3D	
0x0E	bge	0x1E	bne	0x2E	bgeu	0x3E	
0x0F	ldh	0x1F		0x2F	ldhio	0x3F	

Table 8-1. OP Encodings (Part 2 of 2)

OPX	Instruction		OPX	Instruction		OPX	Instruction		OPX	Instruction
0x00		1	0x10	cmplt		0x20	cmpeq		0x30	cmpltu
0x01	eret		0x11			0x21			0x31	add
0x02	roli		0x12	slli		0x22			0x32	
0x03	rol		0x13	sll		0x23			0x33	
0x04	flushp		0x14	wrprs		0x24	divu		0x34	break
0x05	ret		0x15			0x25	div		0x35	
0x06	nor		0x16	or		0x26	rdctl		0x36	sync
0x07	mulxuu		0x17	mulxsu		0x27	mul		0x37	
0x08	cmpge		0x18	cmpne		0x28	cmpgeu		0x38	
0x09	bret		0x19			0x29	initi		0x39	sub
0x0A			0x1A	srli		0x2A			0x3A	srai
0x0B	ror		0x1B	srl		0x2B			0x3B	sra
0x0C	flushi		0x1C	nextpc		0x2C			0x3C	
0x0D	jmp		0x1D	callr	1	0x2D	trap	1	0x3D	
0x0E	and		0x1E	xor	1	0x2E	wrctl		0x3E	
0x0F			0x1F	mulxss		0x2F			0x3F	

Table 8–2. OPX Encodings for R-Type Instructions

Assembler Pseudo-Instructions

Table 8–3 lists pseudo-instructions available in Nios II assembly language. Pseudo-instructions are used in assembly source code like regular assembly instructions. Each pseudo-instruction is implemented at the machine level using an equivalent instruction. The movia pseudo-instruction is the only exception, being implemented with two instructions. Most pseudo-instructions do not appear in disassembly views of machine code.

 Table 8–3.
 Assembler Pseudo-Instructions (Part 1 of 2)

Pseudo-Instruction	Equivalent Instruction
bgt rA, rB, label	blt rB, rA, label
bgtu rA, rB, label	bltu rB, rA, label
ble rA, rB, label	bge rB, rA, label
bleu rA, rB, label	bgeu rB, rA, label

,	
Pseudo-Instruction	Equivalent Instruction
cmpgt rC, rA, rB	cmplt rC, rB, rA
cmpgti rB, rA, IMMED	cmpgei rB, rA, (IMMED+1)
cmpgtu rC, rA, rB	cmpltu rC, rB, rA
cmpgtui rB, rA, IMMED	cmpgeui rB, rA, (IMMED+1)
cmple rC, rA, rB	cmpge rC, rB, rA
cmplei rB, rA, IMMED	cmplti rB, rA, (IMMED+1)
cmpleu rC, rA, rB	cmpgeu rC, rB, rA
cmpleui rB, rA, IMMED	cmpltui rB, rA, (IMMED+1)
mov rC, rA	add rC, rA, rO
movhi rB, IMMED	orhi rB, r0, IMMED
movi rB, IMMED	addi, rB, r0, IMMED
movia rB, label	orhi rB, r0, %hiadj(label)
	addi, rB, r0, %lo(label)
movui rB, IMMED	ori rB, r0, IMMED
nop	add r0, r0, r0
subi rB, rA, IMMED	addi rB, rA, (-IMMED)

 Table 8–3.
 Assembler Pseudo-Instructions (Part 2 of 2)

Assembler Macros

The Nios II assembler provides macros to extract halfwords from labels and from 32-bit immediate values. Table 8–4 lists the available macros. These macros return 16-bit signed values or 16-bit unsigned values depending on where they are used. When used with an instruction that requires a 16-bit signed immediate value, these macros return a value ranging from –32768 to 32767. When used with an instruction that requires a 16-bit unsigned immediate value, these macros return a value ranging from 0 to 65535.

Table 8-4. Assembler Macros

Macro	Description	Operation
<pre>%lo(immed32)</pre>	Extract bits [150] of immed32	immed32 & 0xFFFF
%hi(immed32)	Extract bits [3116] of immed32	(immed32 >> 16) & 0xFFFF
<pre>%hiadj(immed32)</pre>	Extract bits [3116] and adds bit 15 of immed32	((immed32 >> 16) & 0xFFFF) +
		((immed32 >> 15) & 0x1)
<pre>%gprel(immed32)</pre>	Replace the immed32 address with an offset from the global pointer (1)	immed32 –_gp

Note to Table 8-4:

(1) Refer to the Application Binary Interface chapter of the Nios II Processor Reference Handbook for more information about global pointers.

Instruction Set Reference

The following pages list all Nios II instruction mnemonics in alphabetical order. Table 8–5 shows the notation conventions used to describe instruction operation.

Notation	Meaning
X←Y	X is written with Y
$PC \leftarrow X$	The program counter (PC) is written with address X; the instruction at X is the next instruction to execute
PC	The address of the assembly instruction in question
rA, rB, rC	One of the 32-bit general-purpose registers
prs.rA	General-purpose register rA in the previous register set
IMM <i>n</i>	An <i>n</i> -bit immediate value, embedded in the instruction word
IMMED	An immediate value
X _n	The n^{th} bit of X, where $n = 0$ is the LSB
X _{<i>nm</i>}	Consecutive bits <i>n</i> through <i>m</i> of X
0xNNMM	Hexadecimal notation
X : Y	Bitwise concatenation For example, (0x12 : 0x34) = 0x1234
σ(X)	The value of X after being sign-extended to a full register-sized signed integer
X >> n	The value X after being right-shifted <i>n</i> bit positions
X << n	The value X after being left-shifted <i>n</i> bit positions
X & Y	Bitwise logical AND
X Y	Bitwise logical OR
X ^ Y	Bitwise logical XOR
~X	Bitwise logical NOT (one's complement)
Mem8[X]	The byte located in data memory at byte address X
Mem16[X]	The halfword located in data memory at byte address X
Mem32[X]	The word located in data memory at byte address X
label	An address label specified in the assembly file
(signed) rX	The value of rX treated as a signed number
(unsigned) rX	The value of rX treated as an unsigned number

 Table 8–5.
 Notation Conventions

Note to Table 8-5:

(1) All register operations apply to the current register set, except as noted.

The following exceptions are not listed for each instruction because they can occur on any instruction fetch:

- Supervisor-only instruction address
- Fast TLB miss (instruction)
- Double TLB miss (instruction)
- TLB permission violation (execute)
- MPU region violation (instruction)

• For details on these and all Nios II exceptions, refer to the *Programming Model* chapter of the *Nios II Processor Reference Handbook*.

add

Operation:	$rC \leftarrow rA + rB$	
Assembler Syntax:	add rC, rA, rB	
Example:	add r6, r7, r8	
Description:	Calculates the sum of rA and rB. Store addition.	es the result in rC. Used for both signed and unsigned
Usage:	Carry Detection (unsigned operands):
	Following an add operation, a carry of unsigned sum is less than one of the register, or a conditional branch can be shown below.	but of the MSB can be detected by checking whether the unsigned operands. The carry bit can be written to a be taken based on the carry condition. Both cases are
	add rC rA rB	: The original add operation
	cmpltu rD, rC, rA	; rD is written with the carry bit
	_	-
	add rC, rA, rB	; The original add operation
	bltu rC, rA, label	; Branch if carry generated
	Overflow Detection (signed operand An overflow is detected when two posi negatives are added and the sum is position below.	s): sitives are added and the sum is negative, or when two ositive. The overflow condition can control a conditional
	add xC xA xD	· The original add energian
	xor rD, rC, rA	; Compare signs of sum and rA
	xor rE, rC, rB	; Compare signs of sum and rB
	and rD, rD, rE	; Combine comparisons
	blt rD, r0,label	; Branch if overflow occurred
Exceptions:	None	
Instruction Type:	R	
Instruction Fields:	A = Register index of operand rA	
	B = Register index of operand rB	
	C = Register index of operand rC	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	31					0					0x	3a		

add

add immediate

Usage:	Carry Detection (unsigned operands):
	Following an addi operation, a carry out of the MSB can be detected by checking whether the unsigned sum is less than one of the unsigned operands. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown below.
	addi rB, rA, IMM16 ; The original add operation
	cmpltu rD, rB, rA ; rD is written with the carry bit
	addi rB, rA, IMMI6 ; The original add operation
	bitu rB, rA, label ; Branch if carry generated
	Overflow Detection (signed operands): An overflow is detected when two positives are added and the sum is negative, or when two negatives are added and the sum is positive. The overflow condition can control a conditional branch, as shown below.
	addi rB, rA, IMM16 ; The original add operation
	xor rC, rB, rA ; Compare signs of sum and rA
	xorhi rD, rB, IMM16 ; Compare signs of sum and IMM16
	and rC, rC, rD ; Combine comparisons
	blt rC, r0,label ; Branch if overflow occurred
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 B IMM16 IMM16 0x04

addi

and

bitwise logical and

A		Τ			В					С					0x	0e					0					0x	3a		
31 30 29	28 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					С	= Re	egis	ter i	nde>	(of	ope	ranc	l rC																
					В	= Re	egis	ter i	ndex	(of	ope	ranc	l rB																
Instruction	Fiel	ds:			А	= Re	egis	ter i	nde>	c of	ope	ranc	l rA																
Instruction	Туре	e:			R																								
Exceptions:	:				No	one																							
Description	:				Ca	alcul	ates	s the	e bitv	vise	log	ical	ANE) of	rA a	nd r	B aı	nd si	tore	s the	e res	sult	in r(С.					
Example:					aı	nd	rб	, r	7,	r8																			
Assembler	Synt	ax:			aı	nd	rC	, r	A,	rВ																			
Operation:					rC	¦←ı	rA 8	۲B																					

Operation:	rB ← rA & (IMM16 : 0x0000)
Assembler Syntax:	andhi rB, rA, IMM16
Example:	andhi r6, r7, 100
Description:	Calculates the bitwise logical AND of rA and (IMM16 : 0x0000) and stores the result in rB.

A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit unsigned immediate value

None

I

bitwise logical and immediate into high halfword

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/116										0x	2c		

Exceptions:

Instruction Type:

Instruction Fields:

8–10

bitwise logical and immediate

	Α					В										IM	Л16										0x	0c		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						IN	/M1	6 =	16-	bit ı	insig	gned	limi	med	iate	valu	ie													
						В	= R	egis	ter i	nde	x of	ope	ranc	1 rB																
Instru	ctio	n Fie	elds	:		А	= R	egis	ter i	nde	x of	ope	ranc	d rA																
Instru	ctio	n Ty	pe:			Ι																								
Excep	tion	s:				N	one																							
Descr	iptio	n:				С	alcu	lates	s the	e bit	wise	e log	ical	ANE) of	rA a	ind ((0x0	000) : IN	/M1	6) a	nds	store	es th	ne re	sult	in r	B.	
Examp)le:					a	ndi	. r	б,	r7	, 1	00																		
Assen	ıbleı	' Syı	ntax	:		a	ndi	. r!	в,	rA	, I	MM1	16																	
Opera	tion:	:				rE	} ←	rA 8	k (0)	x000	: 00	IMN	116)																	

branch if equal

beq

Operation:	if (rA == rB)
•	then PC \leftarrow PC + 4 + σ (IMM16)
	else PC \leftarrow PC + 4
Assembler Syntax:	beq rA, rB, label
Example:	beq r6, r7, label
Description:	If rA == rB, then beg transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following beg. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

А	В	IMM16	0x26

bge

branch if greater than or equal signed

Opera	tion					if ((sign	ed) rA	<i>\</i> >=	(sig	ned) rB))																
•						ther	n PC	← P() + 4	4 + c	5 (IN	IM1	6)																
						else	e PC	←PC	; + 4	ŀ																			
Assen	nbleı	r Syı	ntax			bge	e r	A, r	зв,	la	bel	-																	
Examj	ple:					bge	e r	6, r	:7,	to	p_c	of_	loc	p															
Descr	iptio	n:				lf (s the rela are	signe instr itive alwa	d) rA ructio to the tys ze	>= n en ins ro, l	(sigr Icodi truct beca	ned) ing, tion use	rB, the imm inst	thei offs nedi ruct	n be et gi ately ion a	re tr iven ∕ fol addr	rans by l lowi resse	fers IMN ng 1 es r	s pro /116 bge nust	grar is tr . Th : be	m co eate e tw wor	ontro d as vo le d-ali	ol to a si ast-: igne	the igne sign d.	inst ed nu iifica	ructi umbe int bi	ion a er of its c	at la f byt of IN	bel. :es 1M1	In 6
Excep	tion	s:				Mis	aligr	ied de	estin	natio	n ad	dres	SS																
Instru	ctio	n Ty	pe:			Ι																							
Instru	ctio	n Fi	elds			A =	Reg	ister i	nde	x of	ope	rand	l rA																
						B =	Reg	ister i	nde	x of	ope	rand	l rB																
						IMI	v 16	= 16-	bit s	signe	d in	ıme	diat	e va	lue														
31 30	29	28	27	26	25	24	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Α					В									IM	V16										0x	0e		

branch if greater than or equal unsigned

Example:	bgeu r6, r7, top_of_loop
Description:	If (unsigned) rA >= (unsigned) rB, then bgeu transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bgeu. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	

bgeu

bgt

branch if greater than signed

8–15

Operation:	if ((signed) rA > (signed) rB)
	then PC \leftarrow label
	else PC \leftarrow PC + 4
Assembler Syntax:	bgt rA, rB, label
Example:	bgt r6, r7, top_of_loop
Description:	If (signed) rA > (signed) rB, then bgt transfers program control to the instruction at label.
Pseudo-instruction:	${\tt bgt}$ is implemented with the ${\tt blt}$ instruction by swapping the register operands.

branch if greater than unsigned

Operation:	if ((unsigned) rA > (unsigned) rB) then PC \leftarrow label
	else PC \leftarrow PC + 4
Assembler Syntax:	bgtu rA, rB, label
Example:	bgtu r6, r7, top_of_loop
Description:	If (unsigned) rA > (unsigned) rB, then $bgtu$ transfers program control to the instruction at label.
Pseudo-instruction:	bgtu is implemented with the $bltu$ instruction by swapping the register operands.

bgtu

ble

branch if less than or equal signed

Operation:	if ((signed) rA <= (signed) rB)
	then $PC \leftarrow label$
	else PC \leftarrow PC + 4
Assembler Syntax:	ble rA, rB, label
Example:	ble r6, r7, top_of_loop
Description:	If (signed) rA <= (signed) rB, then ble transfers program control to the instruction at label.
Pseudo-instruction:	ble is implemented with the \mathtt{bge} instruction by swapping the register operands.

bleu

branch if less than or equal to unsigned

Operation:	if ((unsigned) rA <= (unsigned) rB) then PC \leftarrow label
	else $PC \leftarrow PC + 4$
Assembler Syntax:	bleu rA, rB, label
Example:	bleu r6, r7, top_of_loop
Description:	If (unsigned) rA <= (unsigned) rB, then $bleu$ transfers program counter to the instruction at label.
Pseudo-instruction:	${\tt bleu}$ is implemented with the ${\tt bgeu}$ instruction by swapping the register operands.

blt

branch if less than signed

Operation:	if ((signed) rA < (signed) rB)
-	then PC \leftarrow PC + 4 + σ (IMM16)
	else PC \leftarrow PC + 4
Assembler Syntax:	blt rA, rB, label
Example:	blt r6, r7, top_of_loop
Description:	If (signed) rA < (signed) rB, then blt transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following blt. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	А					В										IMN	/16										0x	16		

branch if less than unsigned

Operation:	if ((unsigned) rA < (unsigned) rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
Assembler Syntax:	bltu rA, rB, label
Example:	bltu r6, r7, top_of_loop
Description:	If (unsigned) rA < (unsigned) rB, then bltu transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bltu. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	MM16 = 16-bit signed immediate value

31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	А					В										IMN	/16										0x	36		

bltu

bne

branch if not equal

Operation:	if (rA != rB)
-	then PC \leftarrow PC + 4 + σ (IMM16)
	else PC \leftarrow PC + 4
Assembler Syntax:	bne rA, rB, label
Example:	bne r6, r7, top_of_loop
Description:	If rA != rB, then bne transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bne. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/16										0x	1e		

unconditional branch

Operation:	$PC \leftarrow PC + 4 + \sigma (IMM16)$
Assembler Syntax:	br label
Example:	br top_of_loop
Description:	Transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following br. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type: Instruction Fields:	l IMM16 = 16-bit signed immediate value
21 20 00 00 07 00 05	04 09 00 01 00 10 10 17 10 15 14 19 10 11 10 0 0 7 0 5 4 9 0 1 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0										IMN	/116										0x	06		

br

break

debugging breakpoint

Operation:	bstatus ← status PIF ← 0
	$U \leftarrow 0$
	$ba \leftarrow PC + 4$
	$PC \leftarrow break handler address$
Assembler Syntax:	break
	break imm5
Example:	break
Description:	Breaks program execution and transfers control to the debugger break-processing routine. Saves the address of the next instruction in register ba and saves the contents of the status register in bstatus. Disables interrupts, then transfers execution to the break handler.
	The 5-bit immediate field $\pm mm5$ is ignored by the processor, but it can be used by the debugger.
	break with no argument is the same as break 0.
Usage:	break is used by debuggers exclusively. Only debuggers should place break in a user program, operating system, or exception handler. The address of the break handler is specified at system generation time.
	Some debuggers support break and break 0 instructions in source code. These debuggers treat the break instruction as a normal breakpoint.
Exceptions:	Break
Instruction Type:	R
Instruction Fields:	IMM5 = Type of breakpoint
31 30 20 28 27 25 25	24 23 22 21 20 10 18 17 16 15 14 13 12 11 10 0 8 7 6 5 4 2 3 1 0

31	30	29	20	21	20	23	24	20	~~~	21	20	13	10	 10	15	14	10	12	 10	3	U	'	U	3	-	J	2	U
		0					0				()x1e	;			0x	34			I	MM	5				0x	3a	

breakpoint return

bret	
NIUL	

Operation:	status ←bstatus
	PC ← ba
Assembler Syntax:	bret
Example:	bret
Description:	Copies the value of ${\tt bstatus}$ to the ${\tt status}$ register, then transfers execution to the address in ${\tt ba}.$
Usage:	$\tt bret$ is used by debuggers exclusively and should not appear in user programs, operating systems, or exception handlers.
Exceptions:	Misaligned destination address Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(Dx1e)				0					0					0x	09					0					0x	3a		

call

call subroutine

	IMM26 0
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Instruction Fields:	IMM26 = 26-bit unsigned immediate value
Instruction Type:	J
Exceptions:	None
Usage:	call can transfer execution anywhere within the 256-megabyte (MB) range determined by PC_{3128} . The Nios II GNU linker does not automatically handle cases in which the address is out of this range.
Description:	Saves the address of the next instruction in register ra , and transfers execution to the instruction at address (PC _{31.28} : IMM26 × 4).
Example:	call write_char
Assembler Syntax:	call label
	$PC \leftarrow (PC_{3128} : IMM26 \times 4)$
Operation:	$ra \leftarrow PC + 4$

call subroutine in register

Operation:	$ra \leftarrow PC + 4$
	PC ←rA
Assembler Syntax:	callr rA
Example:	callr r6
Description:	Saves the address of the next instruction in the return address register, and transfers execution to the address contained in register rA.
Usage:	callr is used to dereference C-language function pointers.
Exceptions:	Misaligned destination address
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					0x1	f				0x	1d					0					0x	3a		

callr

cmpeq

compare equal

Operation:	if (rA == rB)
-	then rC \leftarrow 1
	else rC \leftarrow 0
Assembler Syntax:	cmpeq rC, rA, rB
Example:	cmpeq r6, r7, r8
Description:	If $rA == rB$, then stores 1 to rC; otherwise, stores 0 to rC.
Usage:	$\label{eq:cmpeq} \ensuremath{\texttt{cmpeq}}\xspace \ensuremath{\texttt{peq}}\xspace \ensuremath{\texttt{cmpeq}}\xspace \ensuremath{\texttt{cmpeq}}\xspace$
	<pre>cmpeq rC, rA, r0 ; Implements rC = !rA</pre>
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	20					0					0x	3a		

cmpeqi

compare equal immediate

Operation:	if (rA σ (IMM16))
	then $rB \leftarrow 1$
	else rB \leftarrow 0
Assembler Syntax:	cmpeqi rB, rA, IMM16
Example:	cmpeqi r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA == σ (IMM16), cmpeqi stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpeqi performs the == operation of the C programming language.
Exceptions:	None
Instruction Type:	1
Instruction Fields	A = Register index of operand rA
matruction ricius.	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/116										0x	20		

cmpge

compare greater than or equal signed

Operation:	if ((signed) rA >= (signed) rB) then rC $\leftarrow 1$ else rC $\leftarrow 0$ cmpge rC, rA, rB										
Assembler Syntax:	cmpge rC, rA, rB										
Example:	cmpge r6, r7, r8										
Description:	If rA \geq rB, then stores 1 to rC; otherwise stores 0 to rC.										
Usage:	$\tt cmpge$ performs the signed >= operation of the C programming language.										
Exceptions:	None										
Instruction Type:	I										
Instruction Fields:	A = Register index of operand rA										
	B = Register index of operand rB										
	C = Register index of operand rC										

31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	08					0					0x	3a		

cmpgei

compare greater than or equal signed immediate

Operation:	if ((signed) rA >= (signed) σ (IMM16)) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmpgei rB, rA, IMM16
Example:	cmpgei r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA >= α (IMM16), then cmpgei stores 1 to rB; otherwise stores 0 to rB.
Usage:	mpgei performs the signed >= operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IM	И16										0x	08		

cmpgeu

compare greater than or equal unsigned

Operation:	if ((unsigned) rA >= (unsigned) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmpgeu rC, rA, rB
Example:	cmpgeu r6, r7, r8
Description:	If rA $>=$ rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage: Exceptions:	cmpgeu performs the unsigned >= operation of the C programming language. None
Instruction Type:	R
Instruction Fields:	 A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	28					0					0x	3a		

cmpgeui

compare greater than or equal unsigned immediate

Operation:	if ((unsigned) rA >= (unsigned) (0x0000 : IMM16))
-	then $rB \leftarrow 1$
	else rB \leftarrow 0
Assembler Syntax:	cmpgeui rB, rA, IMM16
Example:	cmpgeui r6, r7, 100
Description:	Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If $rA \ge (0x0000 : IMM16)$, then cmpgeui stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpgeui performs the unsigned >= operation of the C programming language.
Exceptions:	None
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	M16										0x	28		

cmpgt

compare greater than signed

Operation:	if ((signed) rA > (signed) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmpgt rC, rA, rB
Example:	cmpgt r6, r7, r8
Description:	If $rA > rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	\mathtt{cmpgt} performs the signed > operation of the C programming language.
Pseudo-instruction:	$\tt cmpgt$ is implemented with the $\tt cmplt$ instruction by swapping its rA and rB operands.

cmpgti

compare greater than signed immediate

Operation:	if ((signed) rA > (signed) IMMED) then rB $\leftarrow 1$ else rB $\leftarrow 0$
Assembler Syntax:	cmpgti rB, rA, IMMED
Example:	cmpgti r6, r7, 100
Description:	Sign-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA > σ (IMMED), then cmpgti stores 1 to rB; otherwise stores 0 to rB.
Usage:	$\tt cmpgti$ performs the signed > operation of the C programming language. The maximum allowed value of IMMED is 32766. The minimum allowed value is -32769.
Pseudo-instruction:	${\tt cmpgti}$ is implemented using a ${\tt cmpgei}$ instruction with an IMM16 immediate value of IMMED + 1.

cmpgtu

compare greater than unsigned

Operation:	if ((unsigned) rA > (unsigned) rB) then rC \leftarrow 1										
	else rC \leftarrow 0										
Assembler Syntax:	cmpgtu rC, rA, rB										
Example:	cmpgtu r6, r7, r8										
Description:	If $rA > rB$, then stores 1 to rC; otherwise stores 0 to rC.										
Usage:	$\tt cmpgtu$ performs the unsigned > operation of the C programming language.										
Pseudo-instruction:	$\tt cmpgtu$ is implemented with the $\tt cmpltu$ instruction by swapping its rA and rB operands.										

cmpgtui

compare greater than unsigned immediate

Operation:	if ((unsigned) rA > (unsigned) IMMED) then rB $\leftarrow 1$
	else rB \leftarrow 0
Assembler Syntax:	cmpgtui rB, rA, IMMED
Example:	cmpgtui r6, r7, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA $>$ IMMED, then <code>cmpgtui</code> stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpgtui performs the unsigned > operation of the C programming language. The maximum allowed value of IMMED is 65534. The minimum allowed value is 0.
Pseudo-instruction:	cmpgtui is implemented using a cmpgeui instruction with an IMM16 immediate value of IMMED + 1.
compare less than or equal signed

Operation:	if ((signed) rA <= (signed) rB) then rC \leftarrow 1
	else rC \leftarrow 0
Assembler Syntax:	cmple rC, rA, rB
Example:	cmple r6, r7, r8
Description:	If rA \leq rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmple$ performs the signed <= operation of the C programming language.
Pseudo-instruction:	$\tt cmple$ is implemented with the $\tt cmpge$ instruction by swapping its rA and rB operands.

cmplei

compare less than or equal signed immediate

Operation:	if ((signed) rA < (signed) IMMED) then rB $\leftarrow 1$ else rB $\leftarrow 0$
Assembler Syntax:	cmplei rB, rA, IMMED
Example:	cmplei r6, r7, 100
Description:	Sign-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA <= σ (IMMED), then cmplei stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmplei performs the signed <= operation of the C programming language. The maximum allowed value of IMMED is 32766. The minimum allowed value is -32769.
Pseudo-instruction:	<code>cmplei</code> is implemented using a <code>cmplti</code> instruction with an IMM16 immediate value of IMMED + 1.

compare less than or equal unsigned

Operation:	if ((unsigned) rA < (unsigned) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmpleu rC, rA, rB
Example:	cmpleu r6, r7, r8
Description:	If rA <= rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmpleu$ performs the unsigned <= operation of the C programming language.
Pseudo-instruction:	$\tt cmpleu$ is implemented with the $\tt cmpgeu$ instruction by swapping its rA and rB operands.

cmpleui

compare less than or equal unsigned immediate

Operation:	if ((unsigned) rA <= (unsigned) IMMED) then rB \leftarrow 1 else rB \leftarrow 0
	eise id ←0
Assembler Syntax:	cmpleui rB, rA, IMMED
Example:	cmpleui r6, r7, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA <= IMMED, then $cmpleui$ stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpleui performs the unsigned <= operation of the C programming language. The maximum allowed value of IMMED is 65534. The minimum allowed value is 0.
Pseudo-instruction:	${\tt cmpleui}$ is implemented using a ${\tt cmpltui}$ instruction with an IMM16 immediate value of IMMED + 1.

cmplt

compare less than signed

Operation:	if ((signed) rA < (signed) rB)
	then $rC \leftarrow 1$
	else rC \leftarrow 0
Assembler Syntax:	cmplt rC, rA, rB
Example:	cmplt r6, r7, r8
Description:	If $rA < rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	\mathtt{cmplt} performs the signed < operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B								С					0x	10					0					0x	3a				

compare less than signed immediate

cmplti

Operation:	if ((signed) rA < (signed) σ (IMM16)) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmplti rB, rA, IMM16
Example:	cmplti r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA < σ (IMM16), then cmplti stores 1 to rB; otherwise stores 0 to rB.
Usage:	$\tt cmplti$ performs the signed < operation of the C programming language.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	וויווידט – דט טוג סוקווכט ווווווכטומנכ ימוטכ

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/16										0x	10		

cmpltu

compare less than unsigned

Operation:	if ((unsigned) rA < (unsigned) rB)
	then rC \leftarrow 1
	else rC \leftarrow 0
Assembler Syntax:	cmpltu rC, rA, rB
Example:	cmpltu r6, r7, r8
Description:	If $rA < rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmpltu$ performs the unsigned < operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	30					0					0x	3a		

cmpltui

compare less than unsigned immediate

Operation:	if ((unsigned) rA < (unsigned) (0x0000 : IMM16))
	then rB \leftarrow 1
	else rB \leftarrow 0
Assembler Syntax:	cmpltui rB, rA, IMM16
Example:	cmpltui r6, r7, 100
Description:	Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If $rA < (0x0000 : IMM16)$, then cmpltui stores 1 to rB; otherwise stores 0 to rB.
Usage:	${\tt cmpltui}$ performs the unsigned < operation of the C programming language.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/116										0x	30		

cmpne

compare not equal

Operation:	if (rA != rB)
	then rC \leftarrow 1
	else rC \leftarrow 0
Assembler Syntax:	cmpne rC, rA, rB
Example:	cmpne r6, r7, r8
Description:	If rA != rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmpne$ performs the != operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 3	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	18					0					0x	3a		

cmpnei

compare not equal immediate

Operation:	if (rA != σ (IMM16))
	then $rB \leftarrow 1$
	else rB \leftarrow 0
Assembler Syntax:	cmpnei rB, rA, IMM16
Example:	cmpnei r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA != σ (IMM16), then cmpnei stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpnei performs the != operation of the C programming language.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
Exceptions: Instruction Type: Instruction Fields:	None I A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/16										0x	18		

custom

custom instruction

Operation:	if c == 1 then rC \leftarrow f _N (rA, rB, A, B, C) else Ø \leftarrow f _N (rA, rB, A, B, C)
Assembler Syntax:	custom N, xC, xA, xB Where xA means either general purpose register rA, or custom register cA.
Example:	custom 0, c6, r7, r8
Description:	The custom opcode provides access to up to 256 custom instructions allowed by the Nios II architecture. The function implemented by a custom instruction is user-defined and is specified at system generation time. The 8-bit immediate N field specifies which custom instruction to use. Custom instructions can use up to two parameters, xA and xB, and can optionally write the result to a register xC.
Usage:	To access a custom register inside the custom instruction logic, clear the bit readra, readrb, or writerc that corresponds to the register field. In assembler syntax, the notation cN refers to register N in the custom register file and causes the assembler to clear the c bit of the opcode. For example, custom 0, c3, r5, r0 performs custom instruction 0, operating on general-purpose registers r5 and r0, and stores the result in custom register 3.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	 A = Register index of operand A B = Register index of operand B C = Register index of operand C readra = 1 if instruction uses rA, 0 otherwise readrb = 1 if instruction uses rB, 0 otherwise writerc = 1 if instruction provides result for rC, 0 otherwise N = 8-bit number that selects instruction

31 30 29 20	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
А				В					С			ra	rb	rc				Ν	١						0x	32		

© July 2010 Altera Corporation

divide

Operation:	$rC \leftarrow rA \div rB$
Assembler Syntax:	div rC, rA, rB
Example:	div r6, r7, r8
Description:	Treating rA and rB as signed integers, this instruction divides rA by rB and then stores the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception. After dividing -2147483648 by -1 , the value of rC is undefined (the number $+2147483648$ is not representable in 32 bits). There is no overflow exception.
	Nios II processors that do not implement the \mathtt{div} instruction cause an unimplemented instruction exception.
Usage:	Remainder of Division:
	If the result of the division is defined, then the remainder can be computed in rD using the following instruction sequence:
	div rC, rA, rB ; The original div operation mul rD, rC, rB sub rD, rA, rD ; rD = remainder
Exceptions:	Division error Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
А	В	С	0x25	0	0x3a

div

	-	
а		
u	IVU	
-		

divide unsigned

Operation:	$rC \leftarrow rA \div rB$
Assembler Syntax:	divu rC, rA, rB
Example:	divu r6, r7, r8
Description:	Treating rA and rB as unsigned integers, this instruction divides rA by rB and then stores the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception.
	Nios II processors that do not implement the divu instruction cause an unimplemented instruction exception.
Usage:	Remainder of Division:
	If the result of the division is defined, then the remainder can be computed in rD using the following instruction sequence:
	divu rC, rA, rB ; The original divu operation
	mul rD, rC, rB
	<pre>sub rD, rA, rD ; rD = remainder</pre>
Exceptions:	Division error
	Unimplemented instruction
Instruction Type:	R
Instruction Fields	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 3	0 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	24					0					0x	3a		

exception return

Operation:	status ←estatus
-	$PC \leftarrow ea$
Assembler Syntax:	eret
Example:	eret
Description:	Copies the value of $\tt estatus$ into the status register, and transfers execution to the address in ea.
Usage:	Use $eret$ to return from traps, external interrupts, and other exception handling routines. Note that before returning from hardware interrupt exceptions, the exception handler must adjust the ea register.
Exceptions:	Misaligned destination address
	Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(Dx1d	1			(Ox1e)				0					0x	01					0					0x	3a		

eret

flush data cache line

Operation:	Flushes the data cache line associated with address rA + σ (IMM16).
Assembler Syntax:	flushd IMM16(rA)
Example:	flushd -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, flushd writes the data cache line that is mapped to the specified address back to memory if the line is dirty, and then clears the data cache line. Unlike flushda, flushd writes the dirty data back to memory even when the addressed data is not currently in the cache. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the data cache line, flushd ignores the tag field and only uses the line field to select the data cache line to clear.
	 Skip comparing the cache line tag with the effective address to determine if the addressed data is currently cached. Because flushd ignores the cache line tag, flushd flushes the cache line regardless of whether the specified data location is currently cached.
	If the data cache line is dirty, write the line back to memory. A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory.
	 Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the ${\tt flushd}$ instruction performs no operation.
Usage:	Use flushd to write dirty lines back to memory even if the addressed memory location is not in the cache, and then flush the cache line. By contrast, refer to "flushda flush data cache address" on page 8–52, "initd initialize data cache line" on page 8–55, and "initda initialize data cache address" on page 8–56 for other cache-clearing options.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
А	0 IMM16 0x3b

flush data cache address

flushda

Operation:	Flushes the data cache line currently caching address rA + σ (IMM16)
Assembler Syntax:	flushda IMM16(rA)
Example:	flushda -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, flushda writes the data cache line that is mapped to the specified address back to memory if the line is dirty, and then clears the data cache line. Unlike flushd, flushda writes the dirty data back to memory only when the addressed data is currently in the cache. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the line, flushda uses both the tag field and the line field.
	 Compare the cache line tag with the effective address to determine if the addressed data is currently cached. If the tag fields do not match, the effective address is not currently cached, so the instruction does nothing.
	If the data cache line is dirty and the tag fields match, write the dirty cache line back to memory. A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory.
	Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the ${\tt flushda}$ instruction performs no operation.
Usage:	Use flushda to write dirty lines back to memory only if the addressed memory location is currently in the cache, and then flush the cache line. By contrast, refer to "flushd flush data cache line" on page 8–51, "initd initialize data cache line" on page 8–55, and "initda initialize data cache address" on page 8–56 for other cache-clearing options.
	For more information on the Nios II data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Excentions:	Supervisor-only data address
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	U IVIVID UX1D

flushi

flush instruction cache line

Operation:	Flushes the instruction cache line associated with address rA.
Assembler Syntax:	flushi rA
Example:	flushi r6
Description:	Ignoring the tag, flushi identifies the instruction cache line associated with the byte address in rA, and invalidates that line.
	If the Nios II processor core does not have an instruction cache, the flushi instruction performs no operation.
	For more information about the data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					0					0x	0c					0					0x	3a		

flush pipeline

Operation:	Flushes the processor pipeline of any prefetched instructions.
Assembler Syntax:	flushp
Example:	flushp
Description:	Ensures that any instructions prefetched after the $\tt flushp$ instruction are removed from the pipeline.
Usage:	Use flushp before transferring control to newly updated instruction memory.
Exceptions:	None
Instruction Type: Instruction Fields:	R None

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
0	0	0	0x04	0	0x3a

flushp

initd

initialize data cache line

Operat	ion:					Ini	tializ	zes	the	data	cac	he l	ine a	ass	ocia	ated	with	add	ress	rA -	+σ	(IMI	M16).							
Assem	bler	Syn	tax:			ir	nito	d I	MM	16(rA)																		
Examp	le:					ir	nito	d ()(r	6)																				
Descri	ptio	1:				lf t lin ad the	the N e wi dres e ado	lios tho s b dres	i II p ut cł ack ssed	roce neck to m dat	esso ing nemo a is	or im for (ory. curr	nplei (or v Unl rentl	mer writi ike ly ca	nts ing in ach	a dii) a d itc ied.	rect r irty (la, i This	napp Jata nit proc	oed (cach .d cl ess	data ne lir lears com	cac ne th the pris	he, nat i cac ses t	init s map che lir che fol	ad (pper ne re llow	clea d to ega ving	rs the the rdle ste	ne da spec ss of ps:	ta ca cified whe	ach d ethe	e er
							Con valu	npu ie.	te tr	ie et	tect	ive a	addr	ress	s sp	Decit	ed b	y the	e sur	n of	rA	and	the si	igne	ed 1	6-b	it imi	ned	iate	;
						1	lder effe igno	ntify ctiv ores	v the e ad s the	dat dres ta	a ca ss co g fié	che omp eld a	line orise and (ass s a only	50C ta / US	iateo .g fie ses t	l with Id ar he 1	n the nd a ine	con lin field	nput Le fic d to	ed e eld. sele	effec Whe ect tl	tive a en ide he dat	ıddr entif ta c	ress yin(ach	. Ea g the e lir	ch da e line ne to	ita c , in clea	ach it r.	1e d
						1	Skip data cacl	o co a is he l	mpa curr ine i	arinų entl rega	g the y ca rdle	e cao che ss o	che d. B of wł	line eca neth	taq use ner	g wit e in the s	h the itd speci	e effe igno fied	ectiv ores data	the the ι loc	ldre: cacl atio	ss to ne li n is	o dete ne taç curre	ermi g, i ently	ine i ni v ca	f th Ed f cheo	e ado flushe d.	lres: es th	sed 1e	
							Skip data	o ch a th	ecki at ha	ng i as b	f the een	e dat moc	ta ca difie	ache d by	e lir y th	ne is ne pr	dirty oces	. Bec sor,	aus but	e ir not g	nit yetv	d sk vritt	kips th ten to	ne d me	lirty mo	cac ry is	he lir s lost	ne cl	nec	k,
							Clea	ar th	ne va	alid	bit f	or th	ne li	ne.																
						lf t op	the N erati	lios ion.	; II p	roce	esso	or co	ore c	loes	s no	ot ha	ve a	data	cac	he,	the	ini	.td ir	nstr	ucti	on (perfo	rms	no	
Usage:						Us pro co ad ca of	e in oces ntra dres che- rese	nit sor st, i s" (clea t.	ad a 's da refer on p aring	fter ata c to ' age y opt	proc ach 'flus 8–5 tion:	cess e. U hd f 2, a s. Al	sor r se i flust nd " ltera	ese Ini n da finit i rec	t ar td ata da con	nd be t wit cach initia nme	efore h cau e lin alize nds u	acco Ition e" or data Ising	essii bec n pa cac J in	ng d auso ge 8 he a itc	ata e it c –51 ddre a on	men does , "fli ess" ly w	nory f s not v ushda on pa vhen t	to ir writ a flu age :he j	nitia e ba ish 8–4 proc	lize ack data 56 f cess	the dirty cach or otl sor co	data ne ner ome:	a. B s oi	y ut
						Fo the	r mo e <i>Nic</i>	ore os I	infor I Soi	rmat <i>ftwa</i>	ion <i>re D</i>	on c Deve	data <i>lope</i>	cac er's	che, <i>Hai</i>	, refe ndba	er to bok.	the (Cach	ne ar	nd Ti	ighti	ly Col	ıple	d M	lem	ory c	hapt	er (of
Except	ions					Su	perv	/iso	r-on	ly ir	Istru	uctio	n																	
Instruc	tion	Тур)e:			Ι																								
Instruc	tion	Fie	lds:			A =	= Re	gist	ter ir	ndex	of	opei	rand	l rA																
						IM	M16	ð = '	16-b	oit si	gne	d im	nme	diat	e v	alue														
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	А					0										IM	M16										0x3	3		

initialize data cache address

initda

Operation:	Initializes the data cache line currently caching address rA + σ (IMM16)
Assembler Syntax:	initda IMM16(rA)
Example:	initda -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, initda clears the data cache line without checking for (or writing) a dirty data cache line that is mapped to the specified address back to memory. Unlike initd, initda clears the cache line only when the addressed data is currently cached. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the line, initda uses both the tag field and the line field.
	Compare the cache line tag with the effective address to determine if the addressed data is currently cached. If the tag fields do not match, the effective address is not currently cached, so the instruction does nothing.
	 Skip checking if the data cache line is dirty. Because initd skips the dirty cache line check, data that has been modified by the processor, but not yet written to memory is lost.
	Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the initda instruction performs no operation.
Usage:	Use initda to skip writing dirty lines back to memory and to flush the cache line only if the addressed memory location is currently in the cache. By contrast, refer to "flushd flush data cache line" on page 8–51, "flushda flush data cache address" on page 8–52, and "initd initialize data cache line" on page 8–55 for other cache-clearing options. Use initda with caution because it does not write back dirty data.
	For more information on the Nios II data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
•	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
	Unimplemented instruction
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0										IMN	/116										0x	13		

initi

initialize instruction cache line

Operation:	Initializes the instruction cache line associated with address rA.
Assembler Syntax:	initi rA
Example:	initi r6
Description:	Ignoring the tag, initi identifies the instruction cache line associated with the byte address in ra , and initi invalidates that line.
	If the Nios II processor core does not have an instruction cache, the initi instruction performs no operation.
Usage:	This instruction is used to initialize the processor's instruction cache. Immediately after processor reset, use initi to invalidate each line of the instruction cache.
	For more information on instruction cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					0					0x	29					0					0x	3a		

computed jump

Operation:	PC←rA
Assembler Syntax:	jmp rA
Example:	jmp r12
Description:	Transfers execution to the address contained in register rA.
Usage:	It is illegal to jump to the address contained in register r31. To return from subroutines called by call or callr, use ret instead of jmp.
Exceptions:	Misaligned destination address
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					0					0x	0d					0					0x	3a		

jmp

jmpi

jump immediate

8–59

Operation:	$PC \leftarrow (PC_{31.28} : IMM26 \times 4)$
Assembler Syntax:	jmpi label
Example:	jmpi write_char
Description:	Transfers execution to the instruction at address (PC $_{3128}$: IMM26 \times 4).
Usage:	jmpi is a low-overhead local jump. jmpi can transfer execution anywhere within the 256-MB range determined by PC_{3128} . The Nios II GNU linker does not automatically handle cases in which the address is out of this range.
Exceptions:	None
Instruction Type:	J
Instruction Fields:	IMM26 = 26-bit unsigned immediate value
21 20 20 20 27 20 05 0	24 22 22 21 20 10 10 17 16 16 14 12 12 11 10 0 8 7 6 6 4 2 2 4

3	1 ;	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													IMN	/126															0x	01		

ldb / ldbio

load byte from memory or I/O peripheral

Operation:	$rB \leftarrow \sigma (Mem8[rA + \sigma (IMM16)])$
Assembler Syntax:	ldb rB, byte_offset(rA)
	ldbio rB, byte_offset(rA)
Example:	ldb r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the desired memory byte, sign extending the 8-bit value to 32 bits. In Nios II processor cores with a data cache, this instruction may retrieve the desired data from the cache instead of from memory.
Usage:	Use the ldbio instruction for peripheral I/O. In processors with a data cache, ldbio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldbio acts like ldb.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address Misaligned data address TLB permission violation (read) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type:	
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMMIG = 16-bit signed immediate value
31 30 29 28 27 26 25 Δ	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 B IMM16 IMM16 IMM77 Image: 100 min to
	Instruction format for 1db
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IVIM16 UX2/

ldbu / ldbuio

load unsigned byte from memory or I/O peripheral

Operation:	$rB \leftarrow 0x000000$: Mem8[rA + σ (IMM16)]
Assembler Syntax:	ldbu rB, byte_offset(rA)
	ldbuio rB, byte_offset(rA)
Example:	ldbu r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the desired memory byte, zero extending the 8-bit value to 32 bits.
Usage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldbuio instruction for peripheral I/O. In processors with a data cache, ldbuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldbuio acts like ldbu.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	 Supervisor-only data address
	Misaligned data address
	 TLB permission violation (read)
	 Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x03
	Instruction format for ldbu

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			А					В										IM	M16										0x	23		

А	В	IMM16	0x23
		In advantion of a ward for a start	

Instruction format for ldbuio

ldh / ldhio

load halfword from memory or I/O peripheral

Operation:		rВ	←c	5 (M	em1	6[r/	A +	σ(I	MM	16)])															
Assembler Syntax	:	lċ	lh 1	rВ,	by	yte	_0	ffs	et	(rA)															
		10	lhio	o r	в,	by	rte	_of	fs	et(rA	.)														
Example:		lċ	lh 1	rб,	1()0(r5)																		
Description:		Co 16 ad ali	ompu i-bit i dres gnec	utes imm s, si d. If	the nedia ign e the	effe ate v exte byte	ctiv /alu ndi e ac	ve by ie. Le ing ti Idres	rte a bads ne 1 ss is	ddr s reç 6-bi not	ess gist t va : a r	spec er rB alue t nulti	cified with o 32 ple c	d by n the 2 bit of 2,	r the e me s. Th , the	sum mor ne ef ope	n of ry ha fect ratic	rA a Ilfwo ive t on is	nd t ord l oyte s und	he i ocat add Jefir	nstru ted a ress ned.	uctio t the mu	on's e eff ist b	sigr ectiv e ha	ned ve by Ifwc	/te ord
Usage:		In ins da tra Fo the	proc steac ta ca insfe r mc e <i>Nic</i>	cess d of ache er. In ore in os II	ors fron , 1c , pro nfor <i>Sof</i>	with n mo lhi oces mat twa	n a em o b soi soi re l	data ory. oypas rs wi i on i Deve	cac Use sses thou data <i>lope</i>	he, the the ut a cac er's	this ld ca dat che, <i>Han</i>	inst hio che a a cac refe ndboo	ruct ins ind i he, r to ok.	ion truc is gi 1d1 the	may tion uara hio <i>Caci</i>	retr for j ntee acts he ai	ieve perij d to s like nd 7	the pher gen 1d	des al I/ erat h.	ired O. Iı e an oup	data n pro n Ava <i>led I</i>	a fro oces Ilon <i>Merr</i>	om t sor -MN <i>nory</i>	he c s wit 1 dat cha	ache th a ta pter	of
Exceptions:			Sup Mis TLB Fast Dou MPI	ervi aligi per t TLI ible U re	sor- ned mis B m TLB gior	only data sior iss (mis vio	y da a ac n vi (da† ss (blati	ata a Idres olati ta) (data ion (ddre ss on () data	ess reac	1)															
Instruction Type:		I																								
Instruction Fields		A	= Re	gist	er ir	ıdex	of	оре	rand	l rA																
		B =	= Re	gist	er ir	Idex	of	ope	rand	l rB																
		IM	IM16	6 = 1	6-b	it si	gne	ed in	nme	diat	e va	alue														
31 30 29 28 27	26 25	24	23	22	21	20	19	18	17	16	1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A		В										IM	M16	6									0	k0f		
							I	Instr	uctio	on f	orm	nat fo	rlo	dh												
31 30 29 28 27	26 25	24	22	22	21	20	10	19	17	16	11	5 14	12	19	11	10	Q	8	7	A	5	A	3	2	1	n
A	20 23	B	23	~~	-1	20	13	10	17	10	16	IM	M16	, 12)		10	J	U	'	U	5	4	0	2f	•	J
							1														1					

Instruction format for ldhio

ldhu / ldhuio

load unsigned halfword from memory or I/O peripheral

Operation:	$rB \leftarrow 0x0000$: Mem16[rA + σ (IMM16)]
Assembler Syntax:	ldhu rB, byte_offset(rA)
•	ldhuio rB, byte_offset(rA)
Example:	ldhu r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the memory halfword located at the effective byte address, zero extending the 16-bit value to 32 bits. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.
Usage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldhuio instruction for peripheral I/O. In processors with a data cache, ldhuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldhuio acts like ldhu.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
•	Misaligned data address
	TLB permission violation (read)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	Ι
Instruction Fielder	A = Register index of operand rA
11311 UUUUUI FIGIUS.	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x0b
L I	Instruction format for ldhu
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x2b

Instruction format for ldhuio

ldw / ldwio

load 32-bit word from memory or I/O peripheral

	IMM16 = 16-bit signed immediate value
	B = Register index of operand rB
Instruction Fields	A = Register index of operand rA
Instruction Type:	I
	MPU region violation (data)
	Double TLB miss (data)
	Fast TLB miss (data)
	TLB permission violation (read)
Exceptions.	Misaligned data address
Eventiona	Supervisor-only data address
	me mos n Sonware Developer's Handbook.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of
	an Avalon-MM data transfer. In processors without a data cache, ldwio acts like ldw.
	data cache, ldwio bypasses the cache and memory. Use the ldwio instruction for peripheral
Usage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldwio instruction for peripheral I/O. In processors with a
	of 4, the operation is undefined.
	16-bit immediate value. Loads register rB with the memory word located at the effective byte address. The effective byte address must be word aligned. If the byte address is not a multiple
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed
Example:	ldw r6, 100(r5)
Assembler Syntax:	ldwio rB, byte offset(rA)
Uperation:	
Oneration	$rB \leftarrow Mem32[rA + \sigma(IMM14)]$

Instruction format for ldwio

mov

move register to register

Operation:	rC ←rA
Assembler Syntax:	mov rC, rA
Example:	mov r6, r7
Description:	Moves the contents of rA to rC.
Pseudo-instruction:	mov is implemented as add rC , rA , r0.

move immediate into high halfword

Operation:	$rB \leftarrow (IMMED : 0x0000)$
Assembler Syntax:	movhi rB, IMMED
Example:	movhi r6, 0x8000
Description:	Writes the immediate value IMMED into the high halfword of rB, and clears the lower halfword of rB to 0x0000.
Usage:	The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To load a 32-bit constant into a register, first load the upper 16 bits using a mowhi pseudo-instruction. The $\%$ hi() macro can be used to extract the upper 16 bits of a constant or a label. Then, load the lower 16 bits with an ori instruction. The $\%$ lo() macro can be used to extract the lower 16 bits of a constant or label as shown below.
	movhi rB, %hi(value)
	ori rB, rB, %lo(value)
	An alternative method to load a 32-bit constant into a register uses the %hiadj() macro and the addi instruction as shown below.
	movhi rB, %hiadj(value)
	addi rB, rB, %lo(value)
Pseudo-instruction:	movhi is implemented as orhi rB, r0, IMMED.

movhi

movi

move signed immediate into word

Operation:	$rB \leftarrow \sigma(IMMED)$
Assembler Syntax:	movi rB, IMMED
Example:	movi r6, -30
Description:	Sign-extends the immediate value IMMED to 32 bits and writes it to rB.
Usage:	The maximum allowed value of IMMED is 32767. The minimum allowed value is -32768. To load a 32-bit constant into a register, refer to the movhi instruction.
Pseudo-instruction:	movi is implemented as addi rB, r0, IMMED.

move immediate address into word

Operation:	rB ← label
Assembler Syntax:	movia rB, label
Example:	movia r6, function_address
Description:	Writes the address of label to rB.
Pseudo-instruction:	movia is implemented as:
	orhi rB, r0, %hiadj(label)
	addi rB, rB, %lo(label)

movui

move unsigned immediate into word

Operation:	$rB \leftarrow (0x0000 : IMMED)$
Assembler Syntax:	movui rB, IMMED
Example:	movui r6, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and writes it to rB.
Usage:	The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To load a 32-bit constant into a register, refer to the $movhi$ instruction.
Pseudo-instruction:	movui is implemented as ori rB, r0, IMMED.

multiply

Operation:	$rC \leftarrow (rA \times rB)_{310}$												
Assembler Syntax:	mul rC, rA, rB												
Example:	mul r6, r7, r8												
Description:	Multiplies rA times rB and stores the 32 low-order bits of the product to rC. The result is the same whether the operands are treated as signed or unsigned integers.												
	Nios II processors that do not implement the ${\tt mul}$ instruction cause an unimplemented instruction exception.												
Usage:	Carry Detection (unsigned operands):												
	Before or after the multiply operation, the carry out of the MSB of rC can be detected using the following instruction sequence:												
	mul rC, rA, rB ; The mul operation (optional)												
	mulxuu rD, rA, rB ; rD is nonzero if carry occurred												
	cmpne rD, rD, r0 ; rD is 1 if carry occurred, 0 if not												
	The mulxuu instruction writes a nonzero value into rD if the multiplication of unsigned numbers generates a carry (unsigned overflow). If a 0/1 result is desired, follow the mulxuu with the cmpne instruction.												
	Overflow Detection (signed operands):												
	After the multiply operation, overflow can be detected using the following instruction sequence:												
	mul rC, rA, rB ; The original mul operation												
	cmplt rD, rC, r0												
	mulxss rE, rA, rB												
	add rD, rD, rE ; rD is nonzero if overflow												
	cmpne rD, rD, r0 ; rD is 1 if overflow, 0 if not												
	The $cmplt-mulxss-add$ instruction sequence writes a nonzero value into rD if the product in rC cannot be represented in 32 bits (signed overflow). If a 0/1 result is desired, follow the instruction sequence with the $cmpne$ instruction.												
Exceptions:	Unimplemented instruction												
Instruction Type:	R												
Instruction Fields:	A = Register index of operand rA												
	B = Register index of operand rB												
	C = Register index of operand rC												

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	27					0					0x	3a		

mul

muli	multiply immediate
Operation:	$rB \leftarrow (rA \times \alpha(IMM16))_{310}$
Assembler Syntax:	muli rB, rA, IMM16
Example:	muli r6, r7, -100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and multiplies it by the value of rA. Stores the 32 low-order bits of the product to rB. The result is independent of whether rA is treated as a signed or unsigned number.
	Nios II processors that do not implement the muli instruction cause an unimplemented instruction exception.
	Carry Detection and Overflow Detection:
	For a discussion of carry and overflow detection, refer to the ${\tt mul}$ instruction.
Exceptions:	Unimplemented instruction
Instruction Type:	Ι
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/116										0x	24		

multiply extended signed/signed

Operation:	$rC \leftarrow ((signed) rA) \times ((signed) rB))_{6332}$
Assembler Syntax:	mulxss rC, rA, rB
Example:	mulxss r6, r7, r8
Description:	Treating rA and rB as signed integers, mulxss multiplies rA times rB, and stores the 32 high-order bits of the product to rC.
	Nios II processors that do not implement the $mulxss$ instruction cause an unimplemented instruction exception.
Usage:	Use mulxss and mul to compute the full 64-bit product of two 32-bit signed integers. Furthermore, mulxss can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, $(S1 : U1)$ and $(S2 : U2)$, their 128-bit product is $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$. The mulxss and mul instructions are used to calculate the 64-bit product S1 \times S2.
Exceptions:	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
А	В	C	0x1f	0	0x3a

mulxss
Operation:	$rC \leftarrow ((signed) rA) \times ((unsigned) rB))_{6332}$
Assembler Syntax:	mulxsu rC, rA, rB
Example:	mulxsu r6, r7, r8
Description:	Treating rA as a signed integer and rB as an unsigned integer, mulxsu multiplies rA times rB, and stores the 32 high-order bits of the product to rC.
	Nios II processors that do not implement the ${\tt mulxsu}$ instruction cause an unimplemented instruction exception.
Usage:	mulxsu can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, $(S1 : U1)$ and $(S2 : U2)$, their 128-bit product is: $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$. The mulxsu and mul instructions are used to calculate the two 64-bit products $S1 \times U2$ and $U1 \times S2$.
Exceptions:	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	 A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	А					В					С					0x	17					0					0x	3a		

multiply extended signed/unsigned

mulxsu

multiply extended unsigned/unsigned

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	07					0					0x	3a		

mulxuu

8–74

nextpc

get address of following instruction

Operation:	$rC \leftarrow PC + 4$
Assembler Syntax:	nextpc rC
Example:	nextpc r6
Description:	Stores the address of the next instruction to register rC.
Usage:	A relocatable code fragment can use $nextpc$ to calculate the address of its data segment. $nextpc$ is the only way to access the PC directly.
Exceptions:	None
Instruction Type: Instruction Fields:	R C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
0	0	C	0x1c	0	0x3a

no operation

Operation:	None
Assembler Syntax:	nop
Example:	nop
Description:	nop does nothing.
Pseudo-instruction:	nop is implemented as add r0, r0, r0.

nop

bitwise logical nor

Operation:	$rC \leftarrow \sim (rA \mid rB)$
Assembler Syntax:	nor rC, rA, rB
Example:	nor r6, r7, r8
Description:	Calculates the bitwise logical NOR of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	 A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	06					0					0x	3a		

bitwise logical or

Operation:	$rC \leftarrow rA \mid rB$
Assembler Syntax:	or rC, rA, rB
Example:	or r6, r7, r8
Description:	Calculates the bitwise logical OR of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	 A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC
31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			А					В					С					0x	16					0					0x	3a		

or

orhi

bitwise logical or immediate into high halfword

Operation:	rB ← rA (IMM16 : 0x0000)
Assembler Syntax:	orhi rB, rA, IMM16
Example:	orhi r6, r7, 100
Description:	Calculates the bitwise logical OR of rA and (IMM16 : 0x0000) and stores the result in rB.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value
21 20 20 20 27 26 25	24 23 22 21 20 10 18 17 16 15 14 13 12 11 10 0 8 7 6 6 4 2 2 1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	И16										0x	34		

bitwise logical or immediate

	А					В										IMN	/116										0x	14		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						II	/M1	6 =	16-	bit ı	ınsi(gned	l im	med	iate	valı	ie													
Instru	CTIO	1 FI6	elas	•		В	= R	egis	ter i	inde	x of	ope	rand	d rB																
Incha	- 1 !	· · · /	-1.1	_		Δ	– R	enis	ter i	inde	x ∩f	one	ran	d r∆																
Instru	ctin	1 Tv	ne:			I																								
Excep	tion	S:				N	one																							
Descr	iptio	n:				С	alcu	lates	s the	e bit	wise	e log	ical	0R	of r	A an	d (0	x00	00 :	IM	M16	5) an	d st	ores	s the	e res	ult iı	n rB		
Examp	ole:					0	ri	rб	, r	7,	10	0																		
Assen	ıbleı	Syr	ıtax	:		0	ri	rB	, r	A,	IM	M16	5																	
Opera	tion:					rl	} ←	rA	(0x	000	0 : I	MM	16)																	

ori

rdctl

read from control register

Operation:	$rC \leftarrow ctIN$
Assembler Syntax:	rdctl rC, ctlN
Example:	rdctl r3, ctl31
Description:	Reads the value contained in control register ctIN and writes it to register rC.
Exceptions:	Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	C = Register index of operand rC
	N = Control register index of operand ctIN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0					С					0x	26					Ν					0x	3a		

read from previous register set

Operation:	$rB \leftarrow prs.rA + \sigma (IMM16)$
Assembler Syntax:	rdprs rB, rA, IMM16
Example:	rdprs r6, r7, 0
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits, and adds it to the value of rA from the previous register set. Places the result in rB in the current register set.
Usage:	The previous register set is specified by status.PRS. By default, status.PRS indicates the register set in use before an exception, such as an external interrupt, caused a register set change.
	To read from an arbitrary register set, software can insert the desired register set number in status. PRS prior to executing rdprs.
	If shadow register sets are not implemented on the Nios II core, \mathtt{rdprs} is an illegal instruction.
Exceptions:	Supervisor-only instruction
·	Illegal instruction
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IM	M16										0x	38		

rdprs

return from subroutine

0x1f	0 0 0x05 0 0x3a
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Instruction Fields:	NULLE
INSTRUCTION TYPE:	None
Instruction Type:	В
Exceptions:	Misaligned destination address
usugu.	
Usage:	Any subroutine called by call or callr must use ret to return.
Description:	Transfers execution to the address in ra.
Example:	ret
Assembler Syntax:	ret
Operation:	$PC \leftarrow ra$

rotate left

rol

Operation:	$rC \leftarrow rA$ rotated left rB_{40} bit positions
Assembler Syntax:	rol rC, rA, rB
Example:	rol r6, r7, r8
Description:	Rotates rA left by the number of bits specified in $rB_{4.0}$ and stores the result in rC. The bits that shift out of the register rotate into the least-significant bit positions. Bits 31–5 of rB are ignored.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	03					0					0x	3a		

roli

rotate left immediate

Operation:	$rC \leftarrow rA$ rotated left IMM5 bit positions
Assembler Syntax:	roli rC, rA, IMM5
Example:	roli r6, r7, 3
Description:	Rotates rA left by the number of bits specified in IMM5 and stores the result in rC. The bits that shift out of the register rotate into the least-significant bit positions.
Usage:	In addition to the rotate-left operation, roli can be used to implement a rotate-right operation. Rotating left by $(32 - IMM5)$ bits is the equivalent of rotating right by IMM5 bits.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	C = Register index of operand rC
	IMM5 = 5-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					С					0x	02					MM	5				0x	3a		

rotate right

ror

Operation:	$rC \leftarrow rA$ rotated right rB_{40} bit positions
Assembler Syntax:	ror rC, rA, rB
Example:	ror r6, r7, r8
Description:	Rotates rA right by the number of bits specified in $rB_{4.0}$ and stores the result in rC. The bits that shift out of the register rotate into the most-significant bit positions. Bits 31– 5 of rB are ignored.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	0b					0					0x	3a		

sll

shift left logical

Operation:	$rC \leftarrow rA << (rB_{40})$
Assembler Syntax:	sll rC, rA, rB
Example:	sll r6, r7, r8
Description:	Shifts rA left by the number of bits specified in $rB_{4.0}$ (inserting zeroes), and then stores the result in rC. sll performs the << operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	А					В					С					0x	13					0					0x	3a		

shift left logical immediate

rC ← rA << IMM5
slli rC, rA, IMM5
slli r6, r7, 3
Shifts rA left by the number of bits specified in IMM5 (inserting zeroes), and then stores the result in rC.
slli performs the << operation of the C programming language.
None
R
A = Register index of operand rA
C = Register index of operand rC
IMM5 = 5-bit unsigned immediate value

31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					С					0x	12				l	MM5	5				0x	3a		

slli

sra

shift right arithmetic

Operation:	$rC \leftarrow (signed) rA >> ((unsigned) rB_{40})$
Assembler Syntax:	sra rC, rA, rB
Example:	sra r6, r7, r8
Description:	Shifts rA right by the number of bits specified in rB_{40} (duplicating the sign bit), and then stores the result in rC. Bits 31–5 are ignored.
Usage:	${\tt sra}$ performs the signed >> operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	3b					0					0x	3a		

shift right arithmetic immediate

Operation:	$rC \leftarrow (signed) rA >> ((unsigned) IMM5)$
Assembler Syntax:	srai rC, rA, IMM5
Example:	srai r6, r7, 3
Description:	Shifts rA right by the number of bits specified in IMM5 (duplicating the sign bit), and then stores the result in rC.
Usage:	${\tt srai}$ performs the signed >> operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	C = Register index of operand rC
	IMM5 = 5-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					С					0x	3a					MM5	5				0x	3a		

srai

srl

shift right logical

Operation:	$rC \leftarrow (unsigned) rA >> ((unsigned) rB_{40})$
Assembler Syntax:	srl rC, rA, rB
Example:	srl r6, r7, r8
Description:	Shifts rA right by the number of bits specified in $rB_{4.0}$ (inserting zeroes), and then stores the result in rC. Bits 31–5 are ignored.
Usage:	${\tt srl}$ performs the unsigned >> operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	1b					0					0x	3a		

shift right logical immediate

Operation:	$rC \leftarrow (unsigned) rA >> ((unsigned) IMM5)$
Assembler Syntax:	srli rC, rA, IMM5
Example:	srli r6, r7, 3
Description:	Shifts rA right by the number of bits specified in IMM5 (inserting zeroes), and then stores the result in rC.
Usage:	${\tt srli}$ performs the unsigned >> operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	C = Register index of operand rC
	IMM5 = 5-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					С					0x	1a					MM	5				0x	3a		

srli

stb / stbio

store byte to memory or I/O peripheral

Operation:	$Mem8[rA + \sigma (IMM16)] \leftarrow rB_{70}$
Assembler Syntax:	<pre>stb rB, byte_offset(rA)</pre>
-	<pre>stbio rB, byte_offset(rA)</pre>
Example:	stb r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores the low byte of rB to the memory byte specified by the effective address.
Usage:	In processors with a data cache, this instruction may not generate an Avalon-MM bus cycle to noncache data memory immediately. Use the stbio instruction for peripheral I/O. In processors with a data cache, stbio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, stbio acts like stb.
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (write)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields	A = Begister index of operand rA
Instruction Fields:	B = Begister index of operand rB
	IMM16 = 16-bit signed immediate value
	Jan State St
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x05
	Instruction format for stb

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/116										0x	25		

Instruction format for stbio

sth / sthio

store halfword to memory or I/O peripheral

Operation:	$Mem16[rA + \sigma (IMM16)] \leftarrow rB_{150}$											
Assembler Syntax:	<pre>sth rB, byte_offset(rA)</pre>											
· · · · · · · · · · · · · · · · · · ·	sthio rB, byte_offset(rA)											
Example:	sth r6, 100(r5)											
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores the low halfword of rB to the memory location specified by the effective byte address. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.											
Usage:	In processors with a data cache, this instruction may not generate an Avalon-MM data transfer immediately. Use the sthio instruction for peripheral I/O. In processors with a data cache, sthio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, sthio acts like sth.											
Exceptions:	Supervisor-only data address Misaligned data address TLB permission violation (write) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)											
Instruction Type:	I											
Instruction Fields	A = Register index of operand rA											
	B = Register index of operand rB											
	IMM16 = 16-bit signed immediate value											
31 30 20 28 27 26 25	24 22 22 21 20 10 18 17 16 15 14 12 12 11 10 0 8 7 6 5 4 3 2 1 0											
A	B IMM16 Ox0d											
	Instruction format for sth											
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
A	B IMM16 0x2d											
	Instruction format for sthio											

stw / stwio

store word to memory or I/O peripheral

Operation:	Mem32[rA + σ (IMM16)] \leftarrow rB
Assembler Syntax:	stw rB, byte_offset(rA)
	stwio rB, byte_offset(rA)
Example:	stw r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores rB to the memory location specified by the effective byte address. The effective byte address must be word aligned. If the byte address is not a multiple of 4, the operation is undefined.
Usage:	In processors with a data cache, this instruction may not generate an Avalon-MM data transfer immediately. Use the stwio instruction for peripheral I/O. In processors with a data cache, stwio bypasses the cache and is guaranteed to generate an Avalon-MM bus cycle. In processors without a data cache, stwio acts like stw.
Exceptions:	Supervisor-only data address Misaligned data address
	TLB permission violation (write)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x15
L L	Instruction format for stw

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B												IMN	И16								0x35									
															-																

Instruction format for stwio

subtract

Operation:	$rC \leftarrow rA - rB$
Assembler Syntax:	sub rC, rA, rB
Example:	sub r6, r7, r8
Description:	Subtract rB from rA and store the result in rC.
Usage:	Carry Detection (unsigned operands):
	The carry bit indicates an unsigned overflow. Before or after a sub operation, a carry out of the MSB can be detected by checking whether the first operand is less than the second operand. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown below.
	sub rC, rA, rB ; The original sub operation (optional)
	cmpltu rD, rA, rB ; rD is written with the carry bit
	sub rC, rA, rB ; The original sub operation (optional)
	bltu rA, rB, label ; Branch if carry generated
	Overflow Detection (signed operands):
	Detect overflow of signed subtraction by comparing the sign of the difference that is written to rC with the signs of the operands. If rA and rB have different signs, and the sign of rC is different than the sign of rA, an overflow occurred. The overflow condition can control a conditional branch, as shown below.
	sub rC, rA, rB ; The original sub operation
	xor rD, rA, rB ; Compare signs of rA and rB
	xor rE, rA, rC ; Compare signs of rA and rC
	and rD, rD, rE ; Combine comparisons
	blt rD, r0, label ; Branch if overflow occurred
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC
31 30 29 28 27 26 25 24 A B	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 C 0x39 0 0x3a 0 0x3a 0 0x3a 0 0 0x3a 0 <td< th=""></td<>

sub

subi

subtract immediate

Operation:	$rB \leftarrow rA - \sigma (IMMED)$
Assembler Syntax:	subi rB, rA, IMMED
Example:	subi r8, r8, 4
Description:	Sign-extends the immediate value IMMED to 32 bits, subtracts it from the value of rA and then stores the result in rB.
Usage:	The maximum allowed value of IMMED is 32768. The minimum allowed value is –32767.
Pseudo-instruction:	subi is implemented as addi rB, rA, -IMMED

memory synchronization

Operation:	None
Assembler Syntax:	sync
Example:	sync
Description:	Forces all pending memory accesses to complete before allowing execution of subsequent instructions. In processor cores that support in-order memory accesses only, this instruction performs no operation.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0					0					0x	36					0					0x	3a		

sync

trap

8–99

Operation:	estatus \leftarrow status PIE $\leftarrow 0$ U $\leftarrow 0$ ea \leftarrow PC + 4
	$PC \leftarrow exception handler address$
Assembler Syntax:	trap
	trap imm5
Example:	trap
Description:	Saves the address of the next instruction in register ea , saves the contents of the status register in estatus, disables interrupts, and transfers execution to the exception handler. The address of the exception handler is specified at system generation time.
	The 5-bit immediate field $\pm mm5$ is ignored by the processor, but it can be used by the debugger.
	trap with no argument is the same as trap 0.
Usage:	To return from the exception handler, execute an $eret$ instruction.
Exceptions:	Тгар
Instruction Type:	R
Instruction Fields:	IMM5 = Type of breakpoint

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0				()x1o	t				0x	2d				I	MMS	5				0x	:3a		

wrctl

write to control register

Operation:	ctIN ← rA
Assembler Syntax:	wrctl ctlN, rA
Example:	wrctl ctl6, r3
Description:	Writes the value contained in register rA to the control register ctlN.
Exceptions:	Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	N = Control register index of operand ctIN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					0					0x	2e					Ν					0x	За		

write to previous register set

Operation:	$prs.rC \leftarrow rA$
Assembler Syntax:	wrprs rC, rA
Example:	wrprs r6, r7
Description:	Copies the value of rA in the current register set to rC in the previous register set. This instruction can set r0 to 0 in a shadow register set.
Usage:	The previous register set is specified by status.PRS. By default, status.PRS indicates the register set in use before an exception, such as an external interrupt, caused a register set change.
	To write to an arbitrary register set, software can insert the desired register set number in status.PRS prior to executing wrprs.
	System software must use wrprs to initialize r0 to 0 in each shadow register set before using that register set.
	If shadow register sets are not implemented on the Nios II core, $wrprs$ is an illegal instruction.
Exceptions:	Supervisor-only instruction
•	Illegal instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0x0					С					0x	14					0					0x	3a		

bitwise logical exclusive or

Operation:	$rC \leftarrow rA \wedge rB$
Assembler Syntax:	xor rC, rA, rB
Example:	xor r6, r7, r8
Description:	Calculates the bitwise logical exclusive-or of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 / 6	5 4 3 2 1 0
A	В	C	Ox1e	0	0x3a

xor

xorhi	bitwise logical exclusive or immediate into high halfword
Operation:	rB ← rA ^ (IMM16 : 0x0000)
Assembler Syntax:	xorhi rB, rA, IMM16
Example:	xorhi r6, r7, 100
Description:	Calculates the bitwise logical exclusive XOR of rA and (IMM16 : $0x0000$) and stores the result in rB.
Exceptions:	None
Instruction Type:	Ι
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B	IMM16	0x3c

8–104

bitwise logical exclusive or immediate

Operation:	rB ← rA ^ (0x0000 : IMM16)
Assembler Syntax:	xori rB, rA, IMM16
Example:	xori r6, r7, 100
Description:	Calculates the bitwise logical exclusive OR of rA and (0x0000 : IMM16) and stores the result in rB.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 10 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

А	В	IMM16	0x1c

Referenced Documents

This chapter references the following documents:

- Programming Model chapter of the Nios II Processor Reference Handbook
- Application Binary Interface chapter of the Nios II Processor Reference Handbook
- Cache and Tightly Coupled Memory chapter of the Nios II Software Developer's *Handbook*

Document Revision History

Table 8–6 shows the revision history for this document.

Table 8-6. Document Revision History (Part 1 of 2)

Date & Document Version	Changes Made	Summary of Changes
July 2010	Correct typographical error in cmpgei instruction type.	—
v10.0.0		
November 2009	rdprs and wrprs instructions.	Added shadow register sets
v.9.1.0		and external interrupt controller support
March 2009	Backwards-compatible change to the eret instruction B field	—
v9.0.0	encoding.	
November 2008	Maintenance release.	—
v8.1.0		
May 2008	Added an Exceptions section to all instructions.	Added MMU.
v8.0.0		
October 2007	Added jmpi instruction.	—
v7.2.0		
May 2007	 Added table of contents to Introduction section. 	—
v7.1.0	 Added Referenced Documents section. 	
March 2007	Maintenance release.	—
v7.0.0		
November 2006	Maintenance release.	—
v6.1.0		
May 2006	Maintenance release.	—
v6.0.0		
October 2005	 Correction to the blt instruction. 	—
v5.1.0	 Added U bit operation for break and trap instructions. 	
July 2005	 Added new flushda instruction. 	—
v5.0.1	 Updated flushd instruction. 	
	 Instruction Opcode table updated with flushda instruction. 	
May 2005	Maintenance release.	_
v5.0.0		

8–106		

Date & Document Version	Changes Made	Summary of Changes
December 2004	 break instruction update. 	—
v1.2	 srli instruction correction. 	
September 2004	Updates for Nios II 1.01 release.	—
v1.1		
May 2004	Initial release.	—
v1.0		

Table 8–6. Document Revision History (Part 2 of 2)