Getting Started with Vivado and Vitis for Baremetal Software Projects

Overview

This guide will work you through the process of setting up a project in Vivado and Vitis. A simple hardware design including a processor with several AXI <u>GPIO ()</u> peripherals connected to buttons and LEDs will be created. This design will then be exported to the Vitis IDE, and a baremetal software project will be created and run which polls the buttons and writes to the LEDs.

Note: Screenshots presented in this guide may not have been taken with your version of the tools. The workflow presented here has been verified in Vivado and Vitis 2020.1.

Inventory

- A Digilent FPGA Development Board
 - USB Programming cables, USB UART cables, and Power Supply, as required by the board.
- · Vivado and Vitis installations
 - See Installing Vivado, Vitis, and Digilent Board Files (https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-vitis) for instructions on how to install these tools.
 - You also need the board files for your board. This guide is intended for use with the board files available from Digilent's vivado-library repo on Github. You can get these files using the process described in the Installing Vivado, Vitis, and Digilent Board Files (https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-vitis) guide. These files will also be available through the Vivado application itself in versions 2022.1 and newer.

Note: If you are using a version of Vivado that includes Xilinx SDK (2019.1 or older), check out Getting Started with Vivado IP Integrator and Xilinx SDK (https://digilent.com/reference/vivado/getting-started-with-ipi/2018.2).

Guide

Launch Vivado

Select the dropdown corresponding to your operating system, below.

Windows

Open Vivado through the start menu or desktop shortcut created during the installation process.




(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/launch-vivado/open-vivado.png?id=programmablelogic%3Aguides%3Agetting-started-with-ipi)

Linux

Open a terminal, and change directory (cd) to a folder where log files for your Vivado session can be placed, then run the following commands:

source <install_path>/Vivado/<version>/settings64.sh
vivado



(https://digilent.com/reference/_detail/vivado/getting_started/linux_start_vivado. id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Create a Vivado Project

In Vivado's welcome screen, several options are presented:

- **Create Project:** Opens a wizard used to begin creating a Vivado project from scratch, which will be used here.
- **Open Project**: Can be used to open a Vivado project (defined by an XPR file) that has been previously created or downloaded from the internet.
- **Open Hardware Manager**: Can be used to program an FPGA development board with a bitstream, without opening the associated project.

Note: Various other options are available, but are not described here.

For the purposes of this guide, click the **Create Project** button.



logic/tutorials/2020.1/create-vivado-project/create_project.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

The first page of the New Project wizard summarizes the steps involved in creating a project. Click **Next**.

New Project	
	Create a New Vivado Project
HLx Editions	This wizard will guide you through the creation of a new project.
	To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part.
XILINX.	
?)	< Back Next> Einish Cancel

logic/tutorials/2020.1/create-vivado-project/new-project-1.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

The first step is to set the *name* for the project. Vivado will use this name when generating its folder structure.

Important: Do NOT use spaces in the project name or location path. This will cause problems with Vivado. Instead use an underscore, a dash, or *CamelCase* (https://en.wikipedia.org/wiki/CamelCase).

Pick a memorable *location* in your filesystem to place the project.

Checking the **Create project subdirectory** box will create a new folder in the chosen location to store the project's files. This is recommended.

Click Next to continue.

À New Project						×
Project Name Enter a name for y	our project and speci	fy a directory where the	e project data files will	be stored.		A
Project name:	PmodIPs					8
Project location	D:/Work/PmodIPs					⊗
Create proje	ct subdirectory					
Project will be c	reated at: D:/Work/Pm	odIPs/PmodIPs				
?			< Back	<u>N</u> ext >	Einish	Cancel

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-vivado-project/new-project-2.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

At the Select Project Type screen, choose **RTL Project** and check the *Do not specify sources at this time* box. Advanced users may want to use the other options on this screen, but they will not be covered here.

Click Next to continue.

roje	ect Type		
pecif	fy the type of project to create.		1
۲	BTL Project You will be able to add sources, create block designs in IP Integrator, gener implementation, design planning and analysis.	ate IP, run RTL analysis, synthesis,	
	Do not specify sources at this time		
0	Post-synthesis Project You will be able to add sources, view device resources, run design analysis Do not specify sources at this time	, planning and implementation.	
0	J/O Planning Project Do not specify design sources. You will be able to view parl/package resour	ces.	
0	Imported Project Create a Vivado project from a Synplify, XST or ISE Project File.		
0	Example Project Create a new Vivado project from a predefined template.		
?	< Back	Next > Einish	Cancel
tos	s://digilent.com/reference/_detail/learn/p	rogrammable-	
·^···	/tutorials/2020.1/create-vivado-project/nev	¥	

Next, a part or a board must be chosen for the project to target. The project will only be usable with the chosen device (though the selection can later be changed through the project's Settings).

Selecting a board over a part is recommended, as the board files provide additional configuration information for a variety of peripherals and components in a design. Click the **Board** button to open the board tab.

Search for your board and select it from the list.

Important: If your board does not appear in the list, Digilent's board files have not been installed. Review Installing Vivado, Vitis, and Digilent Board Files (https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-vitis) for instructions on installation of these files.

Click Next to continue.

Vew Project				
fault Part				
oose a default Xilinx part or board for your project.				. · · · · ·
Parts Boards				
Reset All Filters			Update Board Re	epositories
Vendor: All 🗸 Name: All		~	Board Rev. Late	est 🗸
Search: Q- Zybo Z7-10 💿 🗸 (1	match)			
Display Name	Preview	Vendor	File Versio	n Part
Zybo Z7-10				
		digilentinc.co	m 1.0	xc7z010(
<				>
	< Back	Next >	Finish	Cancel
)				Cancel


(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-vivado-project/new-project-4.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

The last screen of the New Project wizard summarizes what was chosen in the previous screens. Click **Finish** to open your project.

🟊 New Project	×
	New Project Summary
HLX Editions	A new RTL project named 'PmodiPs' will be created.
	The default part and product family for the new project: Default Board. Zybo Z7-10 Default Part Xr230106400-1 Product. Zynq-7000 Family: Zynq-7000 Package: clg400 Speed Grade: -1
E XILINX.	To create the project, click Finish
•	<back net=""> Einish Cancel</back>
https://digilent.	com/reference/_detail/learn/programmable-
ogic/tutorials/20)20.1/create-vivado-project/new-project-5.png?
d=programmabl	e-logic%3Aguides%3Agetting-started-with-ipi)

Create a Block Design

Click the **Create Block Design** button in the *IP Integrator* dropdown of Vivado's *Flow Navigator* pane. A block design provides a visual representation of your hardware design, and can be used to easily connect and configure IP cores.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-block-design/create-block-design-1.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

In the dialog that pops up, give your block design a name (or use the default "design_1").

Important: Do NOT use spaces in the block design name. Instead use an underscore, a dash, or ③ CamelCase (https://en.wikipedia.org/wiki/CamelCase).

The other two fields should be left as defaults. *Directory* can be used to place the block design's source files outside of the project directory, and *Specify source set* can be used to create block designs that are not part of the normal Design Sources, which are used to build the project.

Click OK to continue.

🍌 Create Block Design		×
Please specify name	of block design.	A
<u>D</u> esign name:	PmodIPs	\otimes
D <u>i</u> rectory:	😜 <local project="" to=""></local>	~
Specify source set:	🗅 Design Sources	~
?	ок	Cancel

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-block-design/create-block-design-2.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Add a Processor to a Block Design

The process of adding a processor to your design is very different depending on the processor used. The Microblaze dropdown should be selected only if using a board that does not have a Zynq or Zynq UltraScale+ device.

Add a Microblaze Processor to a Block Design


The Microblaze soft-core processor IP can be used to instantiate a processor within your FPGA design. This processor can be very useful for controlling and configuring hardware components. This section discusses how you can add a Microblaze processor and several useful components, including UART for standard output and DDR memory support, to your block design.

Note: This section is intended for use with boards without a Zynq chip. For Zynq boards, the Zynq7 Processing System should be used instead.

Note: If you aren't sure whether your board has DDR memory, check the Memory column of the specification table on this site's <u>Programmable Logic</u> (https://digilent.com/reference/programmable-logic/start) page.

Follow the steps in this dropdown for boards without DDR memory

First, an external clock should be added to the block design, so that it can be used to generate any other clocks required by the design. Open the **Board** tab, and find the system clock. Right-click on it and select **Connect Board Component**.




(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-1.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

In the *Connect Board Component* dialog, select the CLK_IN1 of a new Clocking Wizard IP. This will add a clocking wizard to the design, which can be used to easily configure the board's MMCMs and PLLs to generate any required clocks. Click **OK** to continue.

🝌 Connect Board Compo	nent		×
Select one or more pins to	o connect board component "Sy	stem Clock'.	A
Q ≚ ≑			
Name	VLNV		
Create new IP			
	ard xilinx.com:ip:clk_wiz:6.0		
\checkmark \gg clock_	CLK_IN1		
□ » clock_	CLK_IN2		
		ОК	Cancel
https://digilent.com/ref	erence/_detail/learn/progr	ammable-	

logic/tutorials/2020.1/add-microblaze-processor/microblaze-2.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Next, an external reset port should be added to the design that can be used to reset the entire system. Click the **Run Connection Automation** button in the green *Designer Assistance* toolbar.




(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-3.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

In the Run Connection Automation dialog, in the list on the left side of the
dialog, make sure that the Clocking Wizard's reset box is checked. The
Select Board Part Interface dropdown lists any options for resets that are
specified in your board's board files. For most boards, only one option
will be available. Click OK to continue.

a <u>∓</u> ≑	Description	
✓ All Automation (1 out of ✓ ♥ ♥ clk_wiz_0 ♥ ≫ reset	Connect Board Part Interface to IP Interface. Interface: /clk_wiz_0/reset	
	Options	
	Select Board Part Interface reset (System Reset) v	

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-4.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Note: Depending on the polarity of the reset button (active high or active low), a Utility Vector Logic IP may be inserted between the reset port and the Clocking Wizard. This is used to ensure that the active high reset pin of the IP is provided with the correct polarity of reset signal, and that the design will not be held in reset while the reset button is not pressed.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-5.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Your design will require at least one clock from the clocking wizard. If your design requires more clocks, then they must be added through the Clocking Wizard.

Double click on the Clocking Wizard IP core to edit its settings. Navigate to the *Output Clocks* tab. Additional clocks are added to the Clocking Wizard by checking a box in the *Output Clock* column, and specifying a *Requested Output Frequency*. Additionally, if desired, the ports can be named according to their intended purpose.

If your design requires additional clocks (such as for an ext_spi_clock pin), they should be added now.

Click OK to confirm your changes to the Clocking Wizard's settings.


If you aren't sure that you have all of the clocks you need, don't worry, you can always come back and add them by reconfiguring this IP. This task can be performed whenever in the design process it becomes necessary.

P Symbol Resource	Component Nan	ne dk_wiz_0						
3 Show disabled ports	Board Clock	ing Options	Output Clocks	MMC	M Settings	Summary		
	The phase is ca	alculated relative	to the active inp	ut clock				
	Output Clock	Port Name	Output Freq Requested	(MHz)	Actual	Phase (de Requeste		Actual
	Cik_out1	clk_out1	100.000	0		0.000	0	
	Clk_out2	clk_out2	100.000			0.000		
	Clk_out3	clk_out3	100.000		NIA	0.000		N/A
reset clk_out1	clk_out4	clk_out4	100.000		NIA	0.000		
clk_in1 locked	clk_out5	clk_out5	100.000		NIA	0.000		N/A
	clk_out6	clk_out6	100.000		NIA	0.000		
	Clk_out7	clk_out7	100.000			0.000		
	USE CLO	CK SEQUENCI	IG	c	locking Feedb	ack		

(https://digilent.com/reference/_detail/reference/programmable-

logic/guides/microblaze-8.png?id=programmable-logic%3Aguides%3Agettingstarted-with-ipi)

Next, use the **Add IP** button (+) to add the *MicroBlaze* IP to the design. The block that is added represents the core of the Microblaze processor.




(https://digilent.com/reference/_detail/learn/programmable-

logic/tutorials/2020.1/add-microblaze-processor/microblaze-12.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Next, block automation will be run so that additional supporting infrastructure can be added to the design. Click **Run Block Automation** in the green *Designer Assistance* bar.

Note: The screenshot to the right is not representative for a design not using DDR, as these designs will not contain a MIG IP core.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-13.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi) In the *Run Block Automation* dialog, several settings can be specified for how the Microblaze IP will be connected to the rest of the design:

- Local Memory specifies how much block <u>RAM.()</u> memory will be dedicated to the processor. DDR-less designs require more memory, and the amount of memory necessary depends heavily on the size of the software application being run. 32KB is enough for many small applications.
- Cache Configuration can help the speed of designs using DDR memory. It should be enabled when using DDR and disabled otherwise.
- **Debug Module** allows you to specify the capabilities of the debugger. The default *Debug Only* option is recommended.
- **Peripheral AXI Port** enables or disables the AXI master interface of the processor. It must be enabled to allow the processor to be connected to hardware peripherals.
- Interrupt Controller specifies whether the processor can be interrupted by its peripherals. Whether or not it needs to be enabled depends on your design requirements. If any IP that you intend to connect to the processor must have interrupts to function correctly, the box must be checked.
- Clock Connection specifies the processor's clock. Designs using DDR should use the MIG's ui_clk pin, while designs without DDR should use the Clocking Wizards clk_out1 pin.

Note: Settings not present in this list are out of the scope of this guide, and can safely be left as their default.


Confirm that the settings meet your design requirements. It should be noted that while it is possible to change these settings manually later (for example, by manually adding an AXI INTC IP and connecting it to the processor), the easiest way to do so will be to clear the Microblaze processor out of your block design and restart the process of adding the processor. This is to say, the settings chosen here are important. Getting them right the first time will save you time in the long run.

Click OK to continue.

Next, in order for the software design to be able to print to a serial console on a host computer, a UART peripheral must be connected. Find the *USB UART* interface in the *Board* tab, right click on it, and select **Connect Board Component**.

	n by checking the boxes of the b	oons to contract o	elect a bio		to aropidy no	comparator	space of the right	1
Q <u>≭</u> ¢	Description							
✓ All Automation (1 out of 1 selected) ✓ ♥ microblaze_0	MicroBlaze connection au MicroBlaze Debug Moduli are added and connected Information about the opti Options	e, Peripheral AXI In as needed. A pres	terconnect, set MicroBl	Interrupt Co aze configura	ntroller, a clo	ck source, Pro		et
	Preset	None	~					
	Local Memory	32KB v						
	Local Memory ECC	None v						
	Cache Configuration	16KB ~						
	Debug Module	Debug Only	~					
	Peripheral AXI Port	Enabled v						
	Interrupt Controller							
	Clock Connection	/mig_7series_0	ui_dk (83	MHz) 🗸				

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-14.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-18.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi) In the dialog that pops up, select a new AXI Uartlite IP's UART interface, and click **OK** to add the block to the diagram.

elect an IP block interface for connecting board	d component 'USB UART'.
Q ₹ ≑	
Name	VLNV
+ AXI Uartlite	xilinx.com:ip:axi_uartlite:2.0
UART	
AXI UART16550	xilinx.com:ip:axi_uart16550:2.0
UART	
+ IOModule	xilinx.com:ip:iomodule:3.1
UART	
HicroBlaze MCS	xilinx.com:ip:microblaze_mcs:3.0
UART	
ThD Coff Error Mitigation Interface	viliny compiniting comit 0
	OK Cancel

logic/tutorials/2020.1/add-microblaze-processor/microblaze-19.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

To connect all remaining AXI cores that have not yet been connected to the processor, click the **Run Connection Automation** button in the green *Designer Assistance* bar. Check the *All Automation* box in the list on the left side of the window to select all of the remaining AXI cores. The dropdown settings available for each core can safely be left as their default values. Click **OK** to automatically connect them to the processor.

Q ≚ ≑	Description		
✓ ✓ All Automation (1 out of ✓ ✓ ≠ axi_uartite_0	Connect Slave interface (/axi_uartlite	_0/S_AXI) to a selected Master add	ress space.
S_AXI	Options		
	Master interface	/microblaze_0 (Periph) v	
	Bridge IP	/microblaze_0_axi_periph 🗸	
	Clock source for driving Bridge IP	/mig_7series_0/ui_clk (83 MHz)	~
	Clock source for Slave interface	Auto	~
	Clock source for Master interface	/mig_7series_0/ui_clk (83 MHz)	~
)		ок	Cancel


Follow the steps in this dropdown for boards with DDR memory

When creating a design with DDR, it's best to add the DDR interface first, as it is typically also used to generate the clock or clocks that will be used by the rest of your design.


In the Board tab, right click on the DDR interface and select "Auto Connect". This process will add a MIG and the external DDR interface to the design. Two clock pins are also created, which will need to be modified.

E, 🖬 🔸 🤌 🖬 🐘 🔅	✓ ☑ ▶, 48 Φ ∑ ≤ Ø Ø ☑ BLOCK DESIGN - design 1*	I Default Layout
	BLOCK DESIGN - design_1 *	
PROJECT MANAGER Settings Add Sources Language Templates	Sources Design Signals Board × ? C Q ∑ ÷ is is	Diagram × Address Editor × ? □ Q Q X X Q Z + N F III
P IP Catalog	O DDR Clock O System Clock	
P INTEGRATOR	External Memory (0 out of 2 connected)	
Create Block Design Open Block Design	DDR3 SC ^{maxx} Board Component Properties Ctri+E GPID (0 out a	
Generate Block Design	© 2 RGB LE Auto Connect	This design is empty. Press the 🕂 button to add IP.
 SIMULATION Run Simulation 	© 4 LEDs © 4 Push Butions © 4 Switches © Shield Pins 0 through 9	
RTL ANALYSIS Open Elaborated Design	Board Component Properties ? _ □ □ × • ○ DDR3 SDRAM ← ⇒ ◊	
SYNTHESIS		
Run Synthesis	Tcl Console × Messages Log Reports Design Runs	? _ □
> Open Synthesized Design	Q	
MPLEMENTATION	<pre>set_property -dict [list CONFIG.CONST_WIDIH [12] CONFIG. connect bd net [get bd pins xlconstant 0/dout] [get bd pins </pre>	
Run Implementation	Type a Tcl command here	
uto Connect		


Delete the "clk_ref_i" pin. This can be accomplished either by rightclicking on the pin and selecting delete or by selecting and pressing the delete key.



Verify that the "ui_addn_clk_0" pin has a frequency near 200 <u>MHz_0</u> by selecting it and looking at the "Frequency" value in the "Block Pin Properties" pane.



(https://digilent.com/reference/_detail/programmable-logic/guides/check-uiaddn-clk-properties.png?id=programmable-logic%3Aguides%3Agetting-startedwith-ipi)



It's important to note that the "sys_clk_i" pin will not be constrained by the board files, and you will need to add a constraint file to map it to the corresponding pin location on the FPGA.

If your project doesn't contain the master Xilinx Design Constraint (XDC) file for your board, the dropdown below details how to add it. This file contains the constraints that your board places on designs using it - specific interfaces wired up to specific pins, clock frequencies, and FPGA bank voltages, for some examples. Click the dropdown below for a walkthrough of how to add this file to your project.


Add a Master XDC File to a Vivado Project

Download and extract digilent-xdc-master.zip (https://digilent.com/reference/lib/exe/fetch.php? tok=a49a20&media=https%3A%2F%2Fgithub.com%2FDigilent%2Fdigilentxdc%2Farchive%2Fmaster.zip). This file includes all of the latest template XDC files released for Digilent's boards, which are available on Github in the 🚱 digilent-xdc (https://github.com/Digilent/digilent-xdc) repository.


🔄 🔜 ∓ digilent-xdi Ie Home Share	c-master View				-	· •
→ ~ 个 📙 → This	PC > Download	ls > digilent-xdc-master > digilent-xdc-r	master		v õ	Search di
Ouick access	^	Name	Date modified	Туре	Size	
		Arty-A7-35-Master.xdc	6/18/2020 10:43 AM	XDC File		22 KB
Desktop		Arty-A7-100-Master.xdc	6/18/2020 10:43 AM	XDC File		21 KB
👆 Downloads	*	Arty-Master.xdc	6/18/2020 10:43 AM	XDC File		21 KB
Documents		Arty-S7-25-Rev-E-Master.xdc	6/18/2020 10:43 AM	XDC File		18 KB
E Pictures		Arty-S7-50-Rev-B-Master.xdc	6/18/2020 10:43 AM	XDC File		18 KB
Github	*	Arty-S7-50-Rev-E-Master.xdc	6/18/2020 10:43 AM	XDC File		18 KB
Data (D:)		Arty-Z7-10-Master.xdc	6/18/2020 10:43 AM	XDC File		15 KB
Dotte (D.)	~	Arty-Z7-20-Master.xdc	6/18/2020 10:43 AM	XDC File		18 KB
OneDrive		Basys-3-Master.xdc	6/18/2020 10:43 AM	XDC File		13 KB
This PC		Cmod-A7-Master.xdc	6/18/2020 10:43 AM	XDC File		13 KB
3D Objects		Cmod-S7-25-Master.xdc	6/18/2020 10:43 AM	XDC File		8 KB
		Cora-Z7-07S-Master.xdc	6/18/2020 10:43 AM	XDC File		14 KB
Desktop		Cora-Z7-10-Master.xdc	6/18/2020 10:43 AM	XDC File		14 KB
Documents		Z Eclypse-Z7-Master.xdc	6/18/2020 10:43 AM	XDC File		11 KB
👆 Downloads		Genesys-2-Master.xdc	6/18/2020 10:43 AM	XDC File		46 KB
👌 Music		Genesys-ZU-3EG-Master.xdc	6/18/2020 10:43 AM	XDC File		25 KB
E Pictures		Z License.txt	6/18/2020 10:43 AM	TXT File		2 KB
Videos		Nexys-4-DDR-Master.xdc	6/18/2020 10:43 AM	XDC File		20 KB
Local Disk (C:)		Nexys-4-Master.xdc	6/18/2020 10:43 AM	XDC File		38 KB
Data (D:)		Wexys-A7-50T-Master.xdc	6/18/2020 10:43 AM	XDC File		20 KB
a Data (D:)		Nexys-A7-100T-Master.xdc	6/18/2020 10:43 AM	XDC File		20 KB
		Nexys-Video-Master.xdc	6/18/2020 10:43 AM	XDC File		29 KB
	~	Sword-Master.xdc	6/18/2020 10:44 AM	XDC File		53 KB

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/extracted-xdc-folder.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Returning to Vivado, click the **Add Sources** button in the *Project Manager* section of the *Flow Navigator* pane. This will launch a dialog that you can use to add a variety of types of source files to the project (or create new ones).



On the first screen, select Add or create constraints. Click Next to continue.



id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

In the next screen, make sure that the constraint set specified (the one that the master XDC will be added to) is set to *constrs_1*, and that it is the *active* set. Click the **Add Files** button.

Specify constraint set	e constrs_1 (active)	~			
		Use Add Files or Cre	ate File buttons below		
		Add Files	Create File		

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/add-files.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi) In the dialog that pops up, navigate to the folder that the *digilent-xdc-master.zip* file was extracted into. Highlight the XDC file for your board, then click **OK** to continue.

ook in: 🔚 digilent-xdc-master			
Arty-A7-35-Master.xdc Nexys-A7-100T-Master.xdc	Recent Directories		
Arty-Master.xdc Sword-Master.xdc	DJpmods/zyng_pmod		
Arty-S7-25-Rev-E-Master.xdc	File Preview		
Arty-S7-50-Rev-B-Master.xdc 📗 Zedboard-Master.xdc			
🗋 Arty-S7-50-Rev-E-Master.xdc 📘 Zybo-Master.xdc	## It is compatible with the Sybo 27-20 and Sybo 27-10		
Arty-Z7-10-Master.xdc	## To use it in a project: ## - uncomment the lines corresponding to used pins		
Arty-Z7-20-Master.xdc	## - uncomment the lines corresponding to used pins ## - rename the used ports (in each line, after get por		
Basys-3-Master.xdc			
Cmod-A7-Master.xdc	##Clock signal		
Cmod-S7-25-Master.xdc	#set_property -dict (PACKAGE FIN K17 IOSTANDARD LVCM #create clock -add -name sys clk pin -period 8.00 -vave		
Cora-Z7-07S-Master.xdc	for the state of the period of the state		
Cora-Z7-10-Master.xdc			
Eclypse-Z7-Master.xdc	##Switches #set property -dict (PACKAGE PIN G18 IOSTANDARD LVCM		
Genesys-2-Master.xdc	#set property -dict (PACKAGE PIN 918 IOSTANDARD LVCM		
Genesys-ZU-3EG-Master.xdc	#set property -dict { PACKAGE PIN W13 IOSTANDARD LVCM		
Nexys-4-DDR-Master.xdc	#set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCM		
Nexys-4-Master.xdc			
Nexys-A7-50T-Master.xdc	44Ruttons		
le name: Zybo-Z7-Master.xdc			
les of type: Design Constraint Files (.sdc, xdc)			
	OK Cance		

logic/tutorials/2020.1/add-gpio-to-block-design/find-xdc.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)


Back in the *Add Sources* dialog, make sure that your chosen constraint file appears in the table. Also, make sure that the *Copy constraint files into project* box is checked. If this box is unchecked, the file will be linked by your project, and any modifications made within the project will affect the version you downloaded. Since you may need to use this file again in other projects, copying the constraint file is recommended, so that you can always work from a fresh copy.

Click Finish to add the constraint file to your project.

d or Create Cons	rainte			
	nt files for physical and timing constraint to a	add to your project.		
Specify constraint set:	🗁 constrs_1 (active) 🗸 🗸			
$+_{1} = + = 1$,			
Constraint File	Location			
Zybo-Z7-Master.xdc	C:\Users\arthur\Downloads\digilent-xdc-m	aster\digilent-xdc-master		
	Add Files	Create File		
	Add Files	Greate File		
Copy constraints file	es into project			
		< Back	Next > Ein	ish Cancel
)				

logic/tutorials/2020.1/add-gpio-to-block-design/import-constraint-file.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Once added, the XDC file will appear in the *Sources* tab (in the same pane as the *Board* tab). Double click it to open the file.




Find the set_property and create_clock constraints for your board's 100 <u>MHz_()</u> input clock, uncomment them by removing the **#** at the start of each line, and change the name of the *port* that they are constraining to **sys_clk_i**, to match the name of the port in the block design.

If your board has multiple clocks, the 100 <u>MHz ()</u> one can be determined by observing that the create_clock constraint specifies a **10.000** ns period, as seen in the screenshot to the right.

Make sure to save your changes.

		Default Layout	~
Flow Navigator 🗄 0 ? _	BLOCK DESIGN - design_1 *		?
PROJECT MANAGER	Diagram × Address Editor × Arty-\$7-50-Master.xdc ×	7 6	0.04
Settings	Dagram × Address Editor × Arty-57-50-Master.xdc × D/ExperimentaliArty-S7-4IIG-testing/krty-S7-4IIG-testing srcs/constrs_1imports/digitent-xdc/krty-S7-50-4iaster.xdc		
Add Sources	D:Experimental/Arty-S7-MiG-testing/Arty-S7-MiG-testing.srcs/constrs_1/imports/digilent-xdc/Arty-S7-50-Master.xdc		×
Language Templates			ø
	5 1 ## This file is a general .xdc for the Arty 57-50 Rev. E 0 2 !# To use it is a project:		-
P Catalog	Q 2 ## To use it in a project:		
	3 ## - uncomment the lines corresponding to used pins		
IP INTEGRATOR	A: ## - rename the used ports (in each line, after get_ports) according to the top level. S	signal names in	th
Create Block Design	6 # Clock Signels		
Open Block Design	7 #set_property -dict (PACKAGE_PIN F14 IOSTANDARD LVCMOS33) (get_ports (CLK12MBE))	; #IO_L13P_T2_N	RCC
	8 : #create_clock -add -name sys_clk_pin -period 83.333 -waveformed 46 460 de la		_
Generate Block Design	9 set_property -dict (PACKAGE_FIN R2 INSTANDARD SSTLI35) [get_ports (sys_clk_1)]; 0 set_property -dict (PACKAGE_FIN R2 INSTANDARD SSTLI35) [get_ports (sys_clk_1)]; 1 create clock -add -name sys clk pin -period 10.000 -wavefor (0 5.000) [get_ports (sys_clk_1)];		
		To Count of 11	
SIMULATION	12 ## Switches		
Run Simulation	Image Control Final Control		
	A 14 #set property -dict (PACKAGE PIN H18 IOSTANDARD LNCNOS33) (get ports (sw(1))); # b 15 #set property -dict (PACKAGE PIN G18 IOSTANDARD LNCNOS33) (get ports (sw(2))); #		
	4 16 #set property -dict (PACKAGE PIN M5 IOSTANDARD SSTL135) (get ports (sw[3])); #I		
RTL ANALYSIS	u 17		
> Open Elaborated Design	18 ## ROB LEDs		
* SYNTHESIS	20 : #set_property -dict (PACKAGE_PIN G17 IOSTANDARD LVCMOS33) [get_ports (led9_g)]; 21 : #set_property -dict (PACKAGE PIN F15 IOSTANDARD LVCMOS33) [get_ports (led0 b)];		
Run Synthesis	22 #set property -dict (PACKAGE FIN E15 IOSTANDARD LWCMOS33) [get ports (ledi r)];		
Run Synthesis	23 #set property -dict (PACKAGE FIN FIS IOSTANDARD LVCNOSJ3) [get ports (ledl g)])	#10 L16P T2 A28	1.5
> Open Synthesized Design	24 #set_property -dict (PACKAGE PIN E14 IOSTANDARD LVCMOS33) [get_ports (led1 b)];	#IO L15P T2 DQS	1.5
	25 26 ## IEDo		
IMPLEMENTATION	27 Anet property -dict / PACKAGE PIN ELE TOSTANDARD INCHOSSE Icet ports / lediol 11:	#TO LIEN TO A07	1.5
Run Implementation	<		>
- Kun imprementation	Tcl Console Messages Log Reports Design Runs		
	983	Insert (XDC

Next, the MIG's reset pin will be connected to the board's reset button. Click "Run Connection Automation" in the green bar at the top of the window.




In the list to the left side of the dialog that pops up, make sure that the "sys_rst" box is checked. Click **OK** to connect the reset to the corresponding board part interface.


interface on the left to display its configur	ation options on the right.
Q ₹ ♦	Description
✓ ✓ All Automation (1 out of 1 sele ✓ ✓ ♥ ♥ mig_7series_0 ✓ ≫ sys_rst	Connect Board Part Interface to IP interface. Interface: /mig_7series_0/sys_rst
	Options
	Select Board Part Interface reset (System Reset) 🗸
<>	
?	OK Cancel
	ence/_detail/programmable-logic/guides/run-reset programmable-logic%3Aguides%3Agetting-started-

The MIG block may have other ports which will need to be connected to ensure that it works correctly. This section discusses each of those ports.


If your MIG block has a "device_temp_i" port, it means that the MIG is not using the chip's XADC analog-to-digital converter feature. We'll ground this port to prevent any warnings that it may throw. Add a "Constant" IP to the design.



Double click on the block to open it's	
configuration wizard and modify it to have a Value of "0" and a Width of "12".	(https://digilent.com/reference/_detail/programmable-logic/guides/configure-const.png?id=programmable-logic%3Aguides%3Ag




If your design requires more clocks than just the ui_clk provided by the MIG, you will need to add a clocking wizard IP that is driven by the MIG's k. Use the Add IP button to search for and add a Clocking Wizard to the design.



clocking-wizard-ip.png?id=programmable-logic%3Aguides%3Agetting-startedwith-ipi)


Manually connect the Clocking Wizard's clk_in1 and reset ports to the MIG's ui_clk and ui_clk_sync_rst ports, respectively.



wizard.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)


Finally, double-click on the Clocking Wizard to open and configure it. The third tab, *Output Clocks* contains all of the settings required to specify how many clocks you need, and of what frequencies. The screenshot to the right shows the wizard configured to create a 100 <u>MHz_0</u> clk_out1 and a 50 <u>MHz_0</u> clk_out2.

If your design requires additional clocks (such as for an ext_spi_clock pin), they should be added here.




clocks.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Note: If you aren't sure that you have all of the clocks you need, don't worry, you can always come back and add them by reconfiguring this IP. This task can be performed whenever in the design process it becomes necessary.




Next, use the **Add IP** button (+) to add the *MicroBlaze* IP to the design. The block that is added represents the core of the Microblaze processor.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-12.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Next, block automation will be run so that additional supporting infrastructure can be added to the design. Click **Run Block Automation** in the green *Designer Assistance* bar.

Note: The screenshot to the right is not representative for a design not using DDR, as these designs will not contain a MIG IP core.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-13.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)


In the *Run Block Automation* dialog, several settings can be specified for how the Microblaze IP will be connected to the rest of the design:

- Local Memory specifies how much block <u>RAM ()</u> memory will be dedicated to the processor. DDR-less designs require more memory, and the amount of memory necessary depends heavily on the size of the software application being run. 32KB is enough for many small applications.
- Cache Configuration can help the speed of designs using DDR memory. It should be enabled when using DDR, and disabled otherwise.
- **Debug Module** allows you to specify the capabilities of the debugger. The default *Debug Only* option is recommended.
- **Peripheral AXI Port** enables or disables the AXI master interface of the processor. It must be enabled to allow the processor to be connected to hardware peripherals.
- Interrupt Controller specifies whether the processor can be interrupted by its peripherals. Whether or not it needs to be enabled depends on your design requirements. If any IP that you intend to connect to the processor must have interrupts to function correctly, the box must be checked.
- Clock Connection specifies the processor's clock. Designs using DDR should use the MIG's ui_clk pin, while designs without DDR should use the Clocking Wizards clk_out1 pin.

Note: Settings not present in this list are out of the scope of this guide, and can safely be left as their default.

Confirm that the settings meet your design requirements. It should be noted that while it is possible to change these settings manually later (for example, by manually adding an AXI INTC IP and connecting it to the processor), the easiest way to do so will be to clear the Microblaze processor out of your block design and restart the process of adding the processor. This is to say, the settings chosen here are important. Getting them right the first time will save you time in the long run.

Important! When working with multiple clocks in a design (as happens to always be the case when working with the MIG) it is important to verify that you are picking the correct *Clock Connection* from the




(https://digilent.com/reference/_detail/programmable-logic/guides/blockautomation.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi) dropdown. In the screenshot to the right, the 100 <u>MHz</u> clk_out1 from a clocking wizard is chosen. You may instead wish to run your design off of ui_clk itself. Do not select the system clock input to the MIG.

Click OK to continue.

Next, the MIG's AXI interface must be connected to Microblaze's cache ports, in order to allow data to move back and forth between processor and DDR memory.

To connect the MIG's AXI interface to the processor, click the **Run Connection Automation** button in the green banner at the top of the block design.



connection-automation.png?id=programmable-logic%3Aguides%3Agettingstarted-with-ipi)

In the dialog that pops up, you will be presented with several options for A Run Connection Automation × interfaces that can be connected to other interfaces. Both the Automatically make connections in your design by checking the boxes of the interfaces to co to display its configuration options on the right. ect. Select an interface on the left Microblaze's IC and DC ports, as well as the MIG's AXI port will appear. You should only run connection automation for one side of the Q <u>∓</u> ≑ Description All Automation (1 out of 3 selected) connection - the S_AXI port, as shown in the screenshot to the right. Connect Slave interface (/mig 7series 0/S AXI) to a selected Master address microblaze_0 space □ ⊕ M_AXI_DC Make sure that its box is checked. Check that the Master interface is set to D - M_AXI_IC Options "/microblaze_0 (Cached)", indicating that the microblaze local memory 🗸 📝 🌻 mig_7series_0 Master interface /microblaze 0 (Cached) v 🖌 🕀 S_AXI will act as a cache for the DDR memory, then click **OK** to make the Bridge IP Clock source for driving Bridge IP connections. Auto /mig_7series_0/ui_clk (81 MHz) 🗸 🗸 Clock source for Slave interface Clock source for Master interface /clk_wiz_0/clk_out1 (100 MHz) ? Cancel (https://digilent.com/reference/_detail/programmablelogic/guides/connection-automation.png?id=programmablelogic%3Aguides%3Agetting-started-with-ipi)

Next, in order for the software design to be able to print to a serial console on a host computer, a UART peripheral must be connected. Find the *USB UART* interface in the *Board* tab, right click on it, and select **Connect Board Component**.


	ts Window Lavout View Help 9- OUKK Access		
Elle Edit Flow Iools Report		write_bitstream Complete	⁶⁰
	< 👁 🖻 🕨 🛱 🏟 ∑ 🚿 🖉 🗶 🔤	III Default Layout	×
Flow Navigator 🗧 0 ? 🚊	BLOCK DESIGN - design_1*		? >
PROJECT MANAGER	Sou Des Sign x ? _ [] [] Diagram x Address Editor x	2 0	1.15
Settings			
Add Sources		efault View	¢
Language Templates	© Connector JD		
P Catalog	Reset (1 out of 1 connected		
	System Reset		
P IP INTEGRATOR	SPI (0 sut of 1 connected)		
Create Block Design	UART (0 out of 1 connected		
Open Block Design			
	Board Component Properties. Chi-E		
Generate Block Design			
Generate Block Design	Beard Co		
Generate Block Design SMULATION	Board Co		
	Board Co Although Connect.		
SIMULATION Run Simulation	Beard Co + Conned Board Component. Artic Conned O USB UNIT Teng		
Y SINULATION Run Simulation Y RTL ANALYSIS	Board Co U SB UART D USB UART U SB DUURT Block		
SIMULATION Run Simulation	Beard Co USB UAR USB UAR Description: USB UAR USB UAR USB UAR Description: Competent Compe		
SBULATION Run Simulation RTL ANALYSIS Open Elaborated Design	Beard Co V Stanet Board Component. Artic Connect Description: USB LANT Bridge affers a contraction computer with a UB computer with a UB		
SBIULATION Run Simulation KTL ANALYSIS Open Elaborated Design SYNTHESIS	Beard Co USB UAR USB UAR Description: USB UAR USB UAR USB UAR Description: Competent Compe		
SINULATION Run Simulation KITLANALYSIS Open Elaborated Design SYNTHESIS Run Synthesis	Beard Co V Stanet Board Component. Artic Connect Description: computer with a US computer with a US		
SBIULATION Run Simulation KTL ANALYSIS Open Elaborated Design SYNTHESIS	Beard Co O USB UART Description: USB-build: Thing allows a contraction compute with a US 		2 (5
SINULATION Run Simulation KITLANALYSIS Open Elaborated Design SYNTHESIS Run Synthesis	Conset Blast Component. Alt Content Conte		1
SRULATION Run Simulation Run Simulation Cit.AVALYISS Open Elaborated Design NithEsis Run Synthesis Open Synthesized Design	Contract Board Component. Alto Contract		

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-18.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Connect Board Component	d component 'USB UART'.
Q ≚ ≑	
Name	VLNV
AXI Uartiite	xilinx.com:ip:axi_uartlite:2.0
UART	
AXI UART16550	xilinx.com:ip:axi_uart16550:2.0
UART	
	xilinx.com:ip:iomodule:3.1
UART	
HicroBlaze MCS	xilinx.com:ip:microblaze_mcs:3.0
UART	
C TMD Coff Error Mitigation Interface	viliny comtiniting comt1.0
	OK Cancel

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-microblaze-processor/microblaze-19.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

To connect all remaining AXI cores that have not yet been connected to the processor, click the **Run Connection Automation** button in the green *Designer Assistance* bar. Check the *All Automation* box in the list on the left side of the window to select all of the remaining AXI cores. The dropdown settings available for each core can safely be left as their default values. Click **OK** to automatically connect them to the processor.



In the dialog that pops up, select a new AXI Uartlite IP's UART interface, and click **OK** to add the block to the diagram.


Add a Zynq Processor to a Block Design

The Zynq7 Processing System IP represents the non-FPGA components of a Zynq chip, referred to as the Processing System, or PS. It must be used in a block design that wants to connect anything to the processor, and to configure PS-side peripherals, clocks, and other settings.

Note: This section only applies to boards with a 7-series Zynq chip.

In the block diagram pane's toolbar, click the Add IP button (+).


In the pop up, search for and double click on **ZYNQ7 Processing** System.



(https://digilent.com/reference/_detail/learn/programmable-

logic/tutorials/2020.1/add-zynq-processor/add-zynq.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Click **Run Block Automation** in the Design Assistance banner (the green bar).



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-zynq-processor/run-block-automation-1.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi) In the dialog that pops up, leave all settings as defaults. *Apply Board Preset* should be checked.

Q ¥ ⊕ ∨ ⊘ All Automation (1 out of 1 set Ø ♥ processing_system7,	Description This option sets the board preset on the Processing System. All current properties will be overwritten by the board preset This action cannot be undone. Zynq? block automation applies current board preset and generates external connections for FIXED_ID. Trigger and DDR Interfaces. NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration. Instance: (processing_system7_0 Options
	Make Interface Externat. FEXED_JO, DDR Apply Board Preset Gross Ingger Nut. Disable Disable Disable V
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	ОК Сало

The needs of your project may require that you change some of the default settings of the Zynq PS. To edit its settings, double click on it to open the configuration wizard.

Two specific cases are highlighted below:

The Zynq PS can generate multiple clocks that are then provided to the FPGA fabric. These clocks are referred to as FCLKs, and can be found in the **Clock Configuration** tab of the Zynq PS configuration wizard. They are located under the *PL Fabric Clocks* dropdown. They can be enabled (or disabled) with a checkbox, the hardware used to drive the clock can be changed, and the frequency can be modified.

All board files for Digilent Zynq boards enable a single Zynq PL clock by default, which is intended to be used with peripherals connected to the Zynq's M_AXI_GP0 port.

Some designs may require additional clocks of specific frequencies be added to your design. In these cases, enable a second clock and specify the needed frequency, as seen in the image to the right.

Note: This section can always be returned to later, as the addition of an additional clock can be performed any time before the hardware is built.

Page Navigator —	Clock Configuration					Summary Report
yng Block Design	Basic Clocking Advanced	Clocking				
S-PL Configuration	Input Frequency (MHz) 33.333	333 © CP	U Clock Ratio 6:2:1	~		
eripheral VO Pins	← Q ± ≑ 4					
IO Configuration	Search: Q-					
lock Configuration	Component	Clock Source	Requested Frequ	Actual Frequency(Range(MHz)	
ioox comgaration	> Processor/Memory Clocks	1				
DR Configuration	> IO Peripheral Clocks					
MC Timing Calculation	 PL Fabric Clocks 					
No mining calculation	FCLK_CLK0	IO PLL 🗸	50 😳	50.000000	0.100000 : 250.000000	
iterrupts	FCLK_CLK1	IO PLL 🗸 🗸	10 💿	50.000000	0.100000 : 250.000000	
	FCLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.000000	
	FCLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.000000	
	> System Debug Clocks					
	> Timers					


(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-zynq-processor/add-additional-clock.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Zynq devices can also use interrupts generated in FPGA fabric to trigger interrupts within the Processing System. Interrupt-related settings can be changed within the configuration wizard's interrupts tab. These interrupts typically use the IRQ_F2P port, which can be found under the Fabric Interrupts \rightarrow IRQ_F2P dropdown. To enable this port, both the Fabric Interrupts and IRQ_F2P ports must be enabled.

Page Navigator —	Interrupts		Summary Repi
ng Block Design	€ Q ± 0		
S-PL Configuration	Search: Q-		
	Interrupt Port	ID	Description
ripheral I/O Pins	V Fabric Interrupts		Enable PL Interrupts to PS and vice versa
O Configuration	 PL-PS Interrupt Ports 		
	IRQ_F2P(15:0)	[91:84], [68:6	Enables 16-bit shared interrupt port from the PL. MSB is assigned the hi
ock Configuration	Core0_nFIQ	28	Enables fast private interrupt signal for CPU0 from the PL
DR Configuration	Core0_nIRQ	31	Enables private interrupt signal for CPU0 from the PL
or comganation	Core1_nFIQ	28	Enables fast private interrupt signal for CPU1 from the PL
IC Timing Calculation	Core1_nIRQ	31	Enables private interrupt signal for CPU1 from the PL
errupts	PS-PL Interrupt Ports		

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-zynq-processor/add-zynq-interrupt.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

While interrupts can be directly connected to the IRQ_F2P port (by clicking and dragging from one port to another), some designs may require multiple interrupt sources. In these cases, add a **Concat** IP to your block design, and manually connect it to the IRQ_F2P port. Additional input ports can be added to a Concat block through its configuration wizard (opened by double clicking on the IP).



logic/tutorials/2020.1/add-zynq-processor/add-zynq-interrupt-concat.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)


Add a Zynq UltraScale+ Processor to a Block Design

The Zynq UltraScale+ MPSoC IP represents the non-FPGA components of a Zynq UltraScale chip, referred to as the Processing System, or PS. It must be used in a block design that wants to connect anything to the processor, and to configure PS-side peripherals, clocks, and other settings.

Note: This section only applies to boards with a Zynq UltraScale+ chip.

In the block diagram pane's toolbar, click the Add IP button (+).

In the pop up, search for and double click on **Zynq UltraScale+ MPSoC**.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-ultrascale-zynq-processor/add-zynq-ultra.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Click **Run Block Automation** in the Design Assistance banner (the green bar).



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-ultrascale-zynq-processor/run-block-automation-1.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

In the dialog that pops up make sure *Apply Board Preset* is checked. This will apply the preset configuration from the board files to the IP, which saves a lot of time and prevents potential issues with doing the configuration entirely manually. Click **OK** to continue.

Run Block Automation	
Automatically make connections in you configuration options on the right.	r design by checking the boxes of the blocks to connect. Select a block on the left to display its 💦 💦
Q	Description
 ✓ All Automation (1 out of 1 st ✓ ♥ żynq_ultra_ps_e_0 	This option sets the board preset on the Processing System. All current properties will be overwritten by the board preset. This action cannot be undone. NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration. Instance: /zynq_ultra_ps_e_0 Obtions
()	Apply Board Preset 🕑

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-ultrascale-zynq-processor/run-block-automation-2.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi) The needs of your project may require that you change some of the default settings of the PS. To edit its settings, double click on it to open the configuration wizard.

Two specific cases are highlighted below:

The PS can generate multiple clocks that are then provided to the FPGA fabric. These clocks are referred to as PL clocks, and can be found in the **Clock Configuration** tab of the MPSoC configuration wizard. They are located under the *Low Power Domain Clocks* \rightarrow *PL Fabric Clocks* dropdowns. They can be enabled (or disabled) with a checkbox, the hardware source used to drive the clock can be changed, and the frequency can be modified.

Board files for Digilent Zynq UltraScale boards enable at least one low power domain PL clock by default, which is intended to be used with peripherals connected to the MPSoC's M_AXI_HPM0_LPD port.

Some designs may require additional clocks of specific frequencies be added to your design. In these cases, enable a second clock and specify the needed frequency, as seen in the image to the right.

Note: This section can always be returned to later, as the addition of an additional clock can be performed any time before the hardware is built.

UltraScale devices can also use interrupts generated in FPGA fabric to trigger interrupts within the Processing System. Interrupt-related settings can be changed within the configuration wizard's **PS-PL Configuration** tab. These interrupts can use the IRQ0 port, which can be found under the *General* \rightarrow *Interrupts* \rightarrow *PL to PS* dropdowns. To enable this port, the IRQ0 dropdown should be set to "1".

ynq UltraScale+ MPSoC (3.3 Documentation 😑 IP Location)								1
Page Navigator -	Clock Configuration								
Switch To Advanced Mode	Input Clocks Output Clocks								
'S UltraScale+ Block Design 10 Configuration	Enable Manual Mode PLL Options								
Clock Configuration	← Q Ξ 0								
-	Search: Qr								
DR Configuration	Name	Source	FracEn	Reques	ited Freq (MHz)	Divisor 0	Divisor 1	Actual Frequency (MHz)	Range
S-PL Configuration	Low Power Domain Clocks								
	> ProcessorMemory Clocks								
	> Peripherals/IO Clocks								
	V PL Fabric Clocks								
	PL0	IOP V		100	0	15	1	100.000000	0.0000
	PL1	RPI ~		50	0	16	1	49.687500	0.0000
	D PL2	RPI ~		100	PL1 Reques	sted Freq (MH	tz)	100	0.0000
	D PL3	RPI ~		100		4	1	100	0.0000
	> System Debug Clocks								
	> Full Power Domain Clocks								
	1 Advance Plants								


(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-ultrascale-zynq-processor/add-additional-clock.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

le-customize IP					
ocumentation					
Page Navigator —	PS-PL Configuration				
) Switch To Advanced Mc	♦ Q ± 0				
UltraScale+ Block Desk	Search: Q-				
racare* block Desi	Name	Sel	ect		
onfiguration	V General	_			
	 Interrupts 				
ck Configuration	V PL to PS				
Configuration	IRQ0[0-7]	1	×		
	IRQ1[0-7]	0	~		
L Configuration	APU Legacy Interrupts(IRQ, FIQ)	0			
	RPU Legacy Interrupts(IRQ, nFIQ)				
	> PS to PL				
	> Fabric Reset Enable				
	> Address Fragmentation				
	> Others				
	> PS-PL Interfaces				
	> Debug				

(https://digilent.com/reference/_detail/learn/programmable-

logic/tutorials/2020.1/add-ultrascale-zynq-processor/add-interrupt.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

While interrupts can be directly connected to the pl_ps_irq0 (IRQ0) port by clicking and dragging from one port to another, some designs may require multiple interrupt sources. In these cases, add a **Concat** IP to your block design, and manually connect it to the pl_ps_irq0 port. Additional input ports can be added to a Concat block through its configuration wizard (opened by double clicking on the IP).




(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-ultrascale-zynq-processor/add-interrupt-concat.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Add GPIO Peripherals to a Block Design

This section covers the steps involved in adding a <u>GPIO</u> () peripheral to a block design. While an AXI <u>GPIO</u> () IP is used, other IPs and interfaces can potentially be added to your design in the same ways. Two methods are presented here, one for each of the two AXI <u>GPIO</u> () peripherals that will be connected. The first takes advantage of board files to automatically generate constraints, the second presents how an IP interface can be connected to chosen pins manually.

Interfaces for Digilent boards supported by the board files can be found in the *Board* tab. For the purposes of this guide, find the <u>GPIO ()</u> section of the list, right click on an <u>LED ()</u> interface, and select the **Connect Board Interface** option.

Note: If your board does not have single-color LEDs, you can use it's RGB LEDs instead. Note that these interfaces have three pins for each <u>LED ()</u>, for the R, G, and B components.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/add-ip-from-board.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

In the dialog that pops up, choose the "<u>GPIO ()</u>" interface (not GPIO2) of a new AXI <u>GPIO ()</u> IP.


Some boards use one of their user buttons as reset sources. In these cases, make sure to choose the *Component mode* that does not include the reset button.

Click **OK** to continue. This will add the IP to your design, and connect it to an external port, which will not require any further work to constrain.

🝌 Co	onnect Board Component	t	×
Sele	ct an IP block interface fo	or connecting board component '4 LED	is'. 🍌
С	2 ₹ \$		
Na	ame	VLNV	
~	Create new IP		^
	AXI GPIO	xilinx.com:ip:axi_gpio:2.0	
	GPIO		
	GPIO2		
	✓ + IOModule	xilinx.com:ip:iomodule:3.1	
	GPIO1		
	GPIO2		
	GPIO3		
	GPIO4		~
		ок	Cancel


(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/connect-boardcomponent.png?id=programmable-logic%3Aguides%3Aguting-started-with-ipi)

Next, select the axi_gpio_0 block. The *Block Properties* pane to the left of the Diagram and below the Board tab will allow you to view some information about the block, and modify it in some ways, without running through its customization wizard. For now, just change its name to "AXI_<u>GPIO_U_LED_U</u>" by typing in the *Name* field. Pressing enter or clicking out of the text box confirms the change. Using memorable names in your block design makes it easier to remember which IP does what when you are later writing software in Vitis.




(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/rename-ip.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Next, a second AXI <u>GPIO.</u> IP will be manually added to the block diagram, and manually constrained with an XDC file. Click the **Add IP** button (+) and search for "AXI <u>GPIO.</u>". Double click on the only result to add the second AXI <u>GPIO.</u> block to the design. Once added, rename this IP "AXI_<u>GPIO.</u>" BUTTONS"



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/add-ip.png?id=programmablelogic%3Aguides%3Agetting-started-with-ipi)

Select the AXI_<u>GPIO_()</u>_BUTTONS IP's <u>GPIO_()</u> interface by clicking on the text "<u>GPIO_()</u>", right click on the highlighted text, and select **Make External**. This option creates a new external interface port that does not rely on the board files. Because the board files are not used here, a Xilinx Design Constraint (XDC) file must be added to the project to tell Vivado which FPGA pins to connect the interface to.



logic/tutorials/2020.1/add-gpio-to-block-design/make-external.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

If your project doesn't contain the master Xilinx Design Constraint (XDC) file for your board, the dropdown below details how to add it. This file contains the constraints that your board places on designs using it - specific interfaces wired up to specific pins, clock frequencies, and FPGA bank voltages, for some examples. Click the dropdown below for a walkthrough of how to add this file to your project.

Add a Master XDC File to a Vivado Project

Download and extract digilent-xdc-master.zip

(https://digilent.com/reference/lib/exe/fetch.php?


tok=a49a20&media=https%3A%2F%2Fgithub.com%2FDigilent%2Fdigilent-

xdc%2Farchive%2Fmaster.zip). This file includes all of the latest template XDC files released for Digilent's boards, which are available on Github in the 🚱 digilent-xdc (https://github.com/Digilent/digilent-xdc) repository.

e Home Share	View					
ightarrow 📩 🕈 This	PC > Downloa	ds > digilent-xdc-master > digilent-xdc-r	master		✓ Õ Search di	. <i>p</i>
	^	Name	Date modified	Туре	Size	
Quick access		Arty-A7-35-Master.xdc	6/18/2020 10:43 AM	XDC File	22 KB	
Desktop	1	Arty-A7-100-Master.xdc	6/18/2020 10:43 AM	XDC File	21 KB	
Downloads		Arty-Master.xdc	6/18/2020 10:43 AM	XDC File	21 KB	
Documents	*	Arty-S7-25-Rev-E-Master.xdc	6/18/2020 10:43 AM	XDC File	18 KB	
Pictures	#	Arty-S7-50-Rev-B-Master.xdc	6/18/2020 10:43 AM	XDC File	18 KB	
Github	1	Arty-S7-50-Rev-E-Master.xdc	6/18/2020 10:43 AM	XDC File	18 KB	
Data (D:)		Arty-Z7-10-Master.xdc	6/18/2020 10:43 AM	XDC File	15 KB	
		Arty-Z7-20-Master.xdc	6/18/2020 10:43 AM	XDC File	18 KB	
OneDrive		Basys-3-Master.xdc	6/18/2020 10:43 AM	XDC File	13 KB	
This PC		Cmod-A7-Master.xdc	6/18/2020 10:43 AM	XDC File	13 KB	
3D Objects		Cmod-S7-25-Master.xdc	6/18/2020 10:43 AM	XDC File	8 KB	
Desktop		Cora-Z7-07S-Master.xdc	6/18/2020 10:43 AM	XDC File	14 KB	
		Cora-Z7-10-Master.xdc	6/18/2020 10:43 AM	XDC File	14 KB	
Documents		Eclypse-Z7-Master.xdc	6/18/2020 10:43 AM	XDC File	11 KB	
🕹 Downloads		Genesys-2-Master.xdc	6/18/2020 10:43 AM	XDC File	46 KB	
h Music		Genesys-ZU-3EG-Master.xdc	6/18/2020 10:43 AM	XDC File	25 KB	
E Pictures		License.bit	6/18/2020 10:43 AM	TXT File	2 KB	
Videos		Nexys-4-DDR-Master.xdc	6/18/2020 10:43 AM	XDC File	20 KB	
Local Disk (C:)		Nexys-4-Master.xdc	6/18/2020 10:43 AM	XDC File	38 KB	
Data (D:)		Nexys-A7-50T-Master.xdc	6/18/2020 10:43 AM	XDC File	20 KB	
butu (bi)		Nexys-A7-100T-Master.xdc	6/18/2020 10:43 AM	XDC File	20 KB	
		Nexys-Video-Master.xdc Sword-Master.xdc	6/18/2020 10:43 AM 6/18/2020 10:44 AM	XDC File XDC File	29 KB 53 KB	

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/extracted-xdc-folder.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Returning to Vivado, click the **Add Sources** button in the *Project Manager* section of the *Flow Navigator* pane. This will launch a dialog that you can use to add a variety of types of source files to the project (or create new ones).



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/add-sources.png?

On the first screen	select Add or	r create constraints.	Click Next	to continue.
---------------------	---------------	-----------------------	------------	--------------

In the next screen, make sure that the constraint set specified (the one that the master XDC will be added to) is set to *constrs_1*, and that it is the

active set. Click the Add Files button.

À Add Sources		×
	Add Sources This guides you through the process of adding and creating sources for your project	
HLx Editions		
	Add or greate constraints Add or create design sources	
	Add or create simulation sources	
	Aud of create gindration sources	
		Spec files, add i
£ XILINX.		
?	<back c<="" einish="" td=""><td>Cancel</td></back>	Cancel
	<pre>.com/reference/ detail/learn/programmable-</pre>	Cancel

logic/tutorials/2020.1/add-gpio-to-block-design/add-constraints.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Add or Create Constraints Specify or create constraint files for physical an	d timing constraint to add to your project.
Specify constraint set: 📄 constrs_1 (activ	/e) 🗸
+, - + +	
	Use Add Files or Create File buttons below
	Use Add Files or Create File buttons below
	Use Add Files or Create File buttons below
	Use Add Files or Create File buttons below Add Files <u>Create File</u>
Copy constraints files into project	
Cogy constraints files into project	
Copy constraints files into project	

id = programmable-logic % 3 Aguides % 3 Agetting-started-with-ipi)

In the dialog that pops up, navigate to the folder that the *digilent-xdc-master.zip* file was extracted into. Highlight the XDC file for your board, then click **OK** to continue.

Look in:	igilent-xdc-master	* 含量主体電XC 開日						
Arty-A7-38		Recent Directories						
	00-Master.xdc	□ D/pmods/zyng_pmod ~						
Arty-Mast								
	5-Rev-E-Master.xdc USB104-A7-100T-Master.xdc	File Preview						
	0-Rev-B-Master.xdc 📗 Zedboard-Master.xdc	## This file is a general .xdc for the Sybo 27 Rev. B						
Arty-S7-50-Rev-E-Master.xdc		## It is compatible with the Sybo 27-20 and Sybo 27-10 ## To use it in a project:						
	D-Master.xdc	## - uncomment the lines corresponding to used pins						
Arty-Z7-20-Master.xdc		## - rename the used ports (in each line, after get_por						
Basys-3-	Masterxdc							
Cmod-A7	-Master.xdc	##Clock signal #set property -dict (PACKAGE PIN K17 IOSTANDARD LVCM						
Cmod-S7	-25-Master.xdc	#create clock -add -name sys clk pin -period 8.00 -vave						
Cora-Z7-	07S-Master.xdc							
Cora-Z7-	10-Master.xdc							
Edypse-2	27-Master.xdc	##Switches #set property -dict (PACKAGE PIN G18 IOSTANDARD LVCM						
Genesys	-2-Master.xdc	#set property -dict (PACKAGE PIN GIS IDSTANDARD LVCM #set property -dict (PACKAGE PIN P15 IDSTANDARD LVCM						
Genesys	-ZU-3EG-Master.xdc	#set property -dict { PACKAGE PIN W13 IOSTANDARD LVCM						
Nexys-4-(DDR-Master.xdc	#set_property -dict (PACKAGE_PIN T16 IOSTANDARD LVCM						
Nexys-4-I	Waster xdc							
-	-50T-Master.xdc	44Ruttone V						
File <u>n</u> ame:	Zybo-Z7-Master.xdc							
Files of type:	Design Constraint Files (.sdc, xdc)	·						
		OK Cancel						

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/find-xdc.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Back in the *Add Sources* dialog, make sure that your chosen constraint file appears in the table. Also, make sure that the *Copy constraint files into project* box is checked. If this box is unchecked, the file will be linked by your project, and any modifications made within the project will affect the version you downloaded. Since you may need to use this file again in other projects, copying the constraint file is recommended, so that you can always work from a fresh copy.


Click Finish to add the constraint file to your project.

À Add Sources					×
Add or Create Cons Specify or create constra	traints Int files for physical and timing constraint to add to	your project.			4
Specify constraint set	constrs_1 (active)				
+ - +	L.				
Constraint File	Location				
Zybo-Z7-Master.xdc	C:\Users\arthur\Downloads\digilent-xdc-master	digilent-xdc-master			
Cogy constraints fil	Add Files	<u>C</u> reate File			
•		< Back	Next >	<u>F</u> inish	Cancel

(https://digilent.com/reference/_detail/learn/programmable-

logic/tutorials/2020.1/add-gpio-to-block-design/import-constraint-file.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Once added, the XDC file will appear in the *Sources* tab (in the same pane as the *Board* tab). Double click it to open the file.



logic/tutorials/2020.1/add-gpio-to-block-design/open-constraint.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi) Master XDC files for Digilent boards contain pin constraints for I/O interfaces the board offers. These constraints are sorted by interface. Scroll down until you see constraints for the user buttons. These constraints typically are for a bus port named "btn". Un-comment the button constraints by removing the single leading '#' character in each line corresponding to the buttons, as seen in the screenshot to the right.

🔺 gain - [Dripsenbulgpin/gpin.op] - W	k-webe 2020;1		- 0 ×
Die Lift Flow Inets Fa	epris Bindow Laund View Bala O-GUIGI ACOLL		Fauto
	X = 3 >, 5 0 X × / X =		II Detail Look
Hon kongalar 6 8 Y	- BLOCK DE MOR - design_1*		9
 PROJECT MARAGER Definite 	Searcas × Omign Signals Overal P = D D	Diagram × Address Coller × Deter Difference + ×	100
And Description	Q E 0 + 0 0 0	D tprodugeogeis acatorets_three/ts/dpilet-do-mailed/to-21-Materiato	
Language Templates	<pre>> 10 Excipt Suprat (0</pre>	Q. M m # M	•
- IPARTORATOR	D 200-23-mathe etc.	a as a moment the lines corresponding to med play	
Orwale Dirock Design Open Dirock Design Generate Bitch Design	 > Simulation Searces (*) > Simulation Searces (*) > Simulation Searces (*) 	[1] Annual "Annual and Shark and a structure in the linear structure is a structure in the structure in the linear structure is a structure in the linear structure is a structure in the structure is a structure in the structure is a structure in the linear structure is a structure in the structure is a structure in the linear structure is a structure in the structure is a structure in the structure is a structure in the structure in the linear structure is a structure in the structure in the structure is a structure in the structure in the structure in the structure is a structure in the structure in the structure in the structure is a structure in the struc	
V DRUATION	Betwile P'Doutes Librares Compteichter	10 12 ##Declosizes	
Restinutes	Nature The Properties $\mathcal{T} \ = \ \Box \ \boxtimes \ \times$	 aver, property - dot: / JANGAR, 200 GA1. DISCIMUMD DIMAGNA J (per prete / w(N))]r. A50 Long P1 SMP. 46 Dever(0) Avet, property - dot: r. JANGAR, 200 GA1. DISCIMUMD DIMAGNA J (per prete / w(N))]r. A50 Long P1 A50 Monet(1) aver, property - dot: r. JANGAR, 200 GA1. DISCIMUMD DIMAGNA J (per prete / w(N))]r. A50 Long P1 A50 Monet(2) aver, property - dot: r. JANGAR, 200 GA1. DISCIMUMD DIMAGNA J (per prete / w(N))]r. A50 Long P1 A50 Monet(2) aver, property - dot: r. JANGAR, 200 GA1. DISCIMUMD DIMAGNA J (per prete / w(N))]r. A50 Long P1 A50 Monet(2) 	
V RTLANU799	E 2/0+27-Maderadz == 0	16 Anni property offer / MCRAE NY TV - DESIGNAD DESIGN (projects / m(0))] r 400 DE D(00 N determ(0) 17	
> Open Badorated Design	2 man	12 13 allertaur 11 art generiz -but i BORNEJER KIL SIEDROND (2008) 9 jan. pers i Malei aji 40 june 1, and al personal	
 prevente Prevente 	Lacater: D:synodrypreges.acccaretts_threedsdgeed	D. W. CHARLES AND RECORDER TO DEPENDENT PRODUCTION DESCRIPTION FOR THE ADDRESS OF THE ADDRESS	
> Open Systematic Design	Box 17340	28 28	
* INFLUMENTATION	Constant Property 2	[6] AUDID 19. AND RESIDENCE OF A REPAIR PROPERTY AND REPAIRED FOR SHEET A DOMESTIC AND RELEASE TO A DOMESTIC 19. AND REPAIRED OF A REPAIR PROPERTY AND REPAIRED FOR SHEET A DOMESTIC ADDRESS OF A DOMESTIC ADDRESS OF A DOMESTIC ADDRESS OF A DOMESTIC ADDRESS OF A DOMESTICADOF ADDRESS OF ADDRESS OF A DOMESTIC	
Bus implementation	General Properties	1	2
> Open Implemented Design	TelConsele a Messager Log Reports Design Term		? _ D D
 Modewa wologijud Bi Generale Steleven > Open Herbere Nanoper 	 recurrency one Inf(Inf(Inf) (ref)(ref)(ref)(ref)(ref)(ref)(ref)(ref)	1 HUND NJ	ļ


(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/uncomment-constraints.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Next, the names of the block design's <u>GPIO</u> <u>o</u> port for the buttons must be determined, so that the buttons can be properly constrained. Reopen the *Diagram* tab, and select the <u>GPIO</u> <u>o</u> o external port that is connected to the AXI_<u>GPIO</u> <u>b</u>BUTTONS block. Change the name of the external interface to "btn" in the *Properties* pane.

The AXI <u>GPIO</u> IP automatically uses tri-state buffers for the pins its interfaces are connected to. The individual I, O, and T buses can be seen when expanding the interface through the plus button (+) next to the interface name on the IP block. As can be seen, the individual ports that make up the interface are named <interface>_tri_i, <interface>_tri_o, and <interface>_tri_t. When constrained to tristate buffers, the bus that is connected to FPGA ports is named <interface>_tri_io.

With this knowledge, return to the XDC file, and change the name of the button bus that is constrained. Specifically, change the text after the "get_ports" call on each line of the button interface to "btn_tri_io[#]", where # is a decimal number, counting up from zero. When finished, save the file.

With the constraints for the port finished, the AXI <u>GPIO</u> must be manually configured. In particular, the width of the <u>GPIO</u> interface must match the number of buttons available on the board. Take note of how many buttons are constrained in the XDC.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/view-interface-ports.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Diagram × Address Editor × Zybo-Z7-Master	xdc × ? 🗆 🖾
D:/pmods/gpio/gpio.srcs/constrs_1/imports/digilent-xdc	-master/Zybo-Z7-Master.xdc ×
	BE 0 0
Q 🗎 🛧 🖈 🐰 🖻 🛍 🗙 🖊	BB Y
7 ##Clock signal	
	IOSTANDARD LVCMOS33) [get_ports (sysclk)]; #IO_L12P_T1_MRCC
	period 8.00 -waveform (0 4) [get_ports (sysclk)];
10	
11	
12 ##Switches	
<pre>13 #set_property -dict (PACKAGE_PIN G15</pre>	IOSTANDARD LVCMOS33 } [get_ports { sv[0] }]; #IO_L19N_T3_VREF_
14 #set_property -dict (PACKAGE_PIN P15	
15 #set_property -dict (PACKAGE_PIN W13	
<pre>16 #set_property -dict (PACKAGE_PIN T16</pre>	IOSTANDARD LVCMOS33) [get_ports (sv[3])]; #IO_L9P_T1_DQS_34
17	
18	
19 #Buttons	
20 set_property -dict (PACKAGE_PIN K18	
22 set property -dict { PACKAGE_PIN K19	<pre>IOSTANDARD LVCMOS33 } [get_ports { btn_tri_io[2] }]; #IO_L10P_T IOSTANDARD LVCMOS33 } [get_ports { btn_tri_io[3] }]; #IO_L7P_T1</pre>
24 !	TOSTRADARD EVCHOSSS } [gec_pores { ben_cri_to[s] }]; #10_L/F_11
25	
26 ##LEDs	
27 #set property -dict (PACKAGE PIN M14	IOSTANDARD LVCMOS33 } [get ports { led[0] }]; #IO L23P T3 35 S
28 #set property -dict (PACKAGE PIN M15	
29 #set property -dict (PACKAGE PIN G14	

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/change-port-nameconstraints.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)


Return to the *Diagram* tab, and double click on the *AXI_GPIO* <u>()_BUTTONS</u> block. This will open a dialog that will allow you to configure the IP's settings. Switch to the configuration wizard's *IP Configuration* tab.

Only one setting need be changed for the purposes of this guide. Enter the number of buttons you constrained into the <u>GPIO ()</u> interface's <u>GPIO ()</u> Width field. When finished, click **OK** to save your changes.

(I GPIO (2.0)		
Documentation 🕒 IP Location		
) Show disabled ports	Component Name AVI_GPIO_BUTTONS	
	Board IP Configuration	
	GPIO	
	All Inputs	
	All Outputs	
	GPIO Width 4 (1 - 32)	
-+ S_AXI	Default Output Value 0x00000000 0 [0x0000000,0xFFF	
s_axi_aclk GPIO +	Default Tri State Value 0x/FFFFFF 0 [0x0000000,0x/FFF	(FFFF]
• s_axi_aresetn	Enable Dual Channel	
	GPIO 2	
	All Inputs	
	All Outputs	
	GPI0 Width 32 [1 - 32]	
	Default Output Value 0x00000000 0 [0x0000000,0xFFF	FFFF]
	Enable Interrupt	
		OK Cance


(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/change-gpio-width.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Finally, the two AXI <u>GPIO</u> \bigcirc IP blocks need to be connected to the processor in your design. Click the **Run Connection Automation** button in the green *Designer Assistance* bar.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/run-connectionautomation.png?id=programmable-logic%3Aguides%3Agutting-started-with-ipi)

In the dialog that pops up, make sure that the boxes for the S_AXI interfaces for both of the AXI <u>GPIO</u> () IPs are checked. Click OK to run connection automation and connect the AXI <u>GPIO</u> () blocks to your processor.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/add-gpio-to-block-design/run-connection-automationdialog.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Edit the Address Map


In the unlikely event that Vivado fails to correctly assign addresses to each AXI IP connected to your processor, you may need to manually set their addresses. If this occurs, errors will pop up during validation of the block design, and the bitstream will not be able to be generated.

The Address Editor can be accessed through its tab in the Diagram pane. Addresses can be assigned to unmapped peripherals by typing the desired address into the peripheral's Master Base Address column.

It should be noted that addresses must be aligned in the memory space - for instance, an address with a range of 4K (bytes) takes up a range of 0x1000 addresses, and must have three trailing zeros. Address ranges for different segments cannot overlap.

Assigning an segment to address 0 may result in assertions in some software drivers and should be avoided.

After manually assigning addresses, the block design should be revalidated.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/address-editor/edit-address.png?id=programmablelogic%3Aguides%3Agetting-started-with-ipi)


Validate a Block Design

Before the Vivado project can be built, the block design must be validated. This step runs an automatic check of the block design to see if there are any potential issues with it. Click the **Validate Design** button (implicit the thermal term of the term of term of the term of term of term of term of term of the term of term of term of term of the term of term of

If the design has issues, a dialog will pop up that lists them. It should be noted that most *Warnings* can be ignored, as can some *Critical Warnings*. These issues can also be viewed in the *Messages* tab of the pane at the bottom of the window.

If there are no issues, a dialog will pop up that will tell you so. Click **OK** to continue.

Note: Some Zynq boards may produce critical warnings at this stage relating to PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY parameters. These warnings are ignorable and will not affect the functionality of the project. See the Hardware Errata section of your board's reference manual for more information.




(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/validate-block-design/validate-design.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Create an HDL Wrapper

Additionally, an HDL wrapper must be created for the block design. This process translates the block design into a source file that can be read by the Vivado tools, and is used to build the actual design.

Open the *Sources* pane and locate the block design file (.bd) under the *Design Sources* dropdown. Right click on it and select **Create HDL Wrapper**.


In the dialog that pops up, you can decide whether to let Vivado edit the wrapper file itself. *Let Vivado manage wrapper and auto-update* is recommended, as a user rarely needs to manually edit the wrapper file. Click **OK** to continue.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/validate-block-design/create-hdl-wrapper.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Build a Vivado Project

At this point, the Vivado Project is ready to be built, by running it through Synthesis and Implementation, and finally generating a bitstream. Click the **Generate Bitstream** button in the *Program and Debug* section of the *Flow Navigator* pane at the left side of the window.



A dialog will pop up with several options for how Synthesis and Implementation should be run. Most should be left as defaults. Of particular importance is the *Number of jobs* dropdown, which is used to specify how much of the resources of your computer should be dedicated to the build. A larger number of jobs will dedicate more resources, which will allow the build to be completed faster. It is recommended to choose the highest available number.

Note: Critical warnings about how IPs included within another IP were packaged with a different board value can be safely ignored. The same is true for warnings related to negative CK-to-DQS delays seen on some Zynq boards.

Depending on the complexity of the design, the board used, and the strength of your computer, the process of building the project can take between 5 and 60 minutes.

🍌 Launch Runs					×
Launch the selected	l synthesis or im	plementation runs.			
Launch <u>d</u> irectory:	🖬 <default la<="" td=""><td>unch Directory></td><td></td><td></td><td>~</td></default>	unch Directory>			~
Options					
Launch run	s on local host:	Number of jobs:	12	~	
◯ <u>G</u> enerate s	cripts only				
Don't show this	dialog again				
		ОК		Cancel	

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/generate-bitstream/generate-bitstream-2.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

When complete, a dialog will pop up that presents several options for what to do next:

- *Open Implemented Design* can be used to view the actual hardware design that has been implemented and will be placed onto the chip.
- *View Reports* can be used to view additional information about the design, including how much of the resources of the FPGA will be used by the design.
- Open Hardware Manager can be used to go directly to Vivado's Hardware Manager, which can be used to program a hardware design onto a board. This is typically used for designs that do not involve a software component.
- *Generate Memory Configuration File* can be used to create a file for programming an FPGA-only design into flash memory.


If none of these options are desired, click Cancel to continue.

Bitstream Generation Completed	Х
Project 'zynq_pmod_2020_1_1' Bitstream Generation successfully completed. Next	
Open Implemented Design	
◯ <u>V</u> iew Reports	
◯ Open <u>H</u> ardware Manager	
O Generate Memory Configuration File	
Don't show this dialog again	
OK Cancel]
(https://digilent.com/reference/_detail/learn/programmable-	
logic/tutorials/2020.1/generate-bitstream/generate-bitstream-3.png?	
id=programmable-logic%3Aguides%3Agetting-started-with-ipi)	

Export a Fixed Post-Synthesis Hardware Platform

Once the project has been built, the design must be exported from Vivado so that Vitis has access to information about the hardware that a software application is being developed for. This includes the set of IP connected to the processor, their drivers, their addresses, and more. Exporting hardware after the bitstream has been generated allows you to program your board directly from within Vitis.

To export the hardware design, click $\mathbf{Export} \rightarrow \mathbf{Export}$ Hardware in the *File* menu.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/export-fixed-hardware/export-hardware.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

The wizard that pops up guides you through the options available for hardware export. The first screen allows you to select a *Fixed* or *Expandable* platform. In this case, choose a Fixed platform and click **Next** to continue.

Export Hardware Platform		
	Export Hardware Platform This witzerd will guide you through the export of a hardware platform for use in the Vitis or PetaLinux software tools. To export a hardware platform, you will need to provide a name and location for the exported file and specify the platform properties.	
	Platform type	
	Exed A platform supporting embedded software development only.	
	Eppandable A platform supporting acceleration.	
E XILINX.		
	< Back Einish Cance	H

logic/tutorials/2020.1/export-fixed-hardware/export-hardware-fixed-1.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

The *Output* screen allows you to select whether only the hardware specification (*Pre-synthesis*) should be exported, or whether the bitstream should be included. Since the bitstream has already been generated, it should be included in the platform so that Vitis can automatically figure out where it is when programming a board. Select *Include bitstream* and click **Next** to continue.

A Export Hardware Platform	×
Output Set the platform properties to inform downstream tools of the intended use of the target plat	
Set the platform properties to inform downstream tools of the intended use of the target plat	form's nardware design.
 Pre-synthesis This platform includes a hardware specification for downstream software tools. 	
 Include bitstream This platform includes the complete hardware implementation and bitstream, in add software tools. 	lition to the hardware specification for
< Back	lext > Einish Cancel

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/export-fixed-hardware/export-hardware-fixed-2.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

The *Files* screen gives you the option to choose a name for the Xilinx Shell Architecture (XSA) file, and provide a path to a folder that the file will be placed within. Give your XSA file a name, and choose a memorable location to place it in. This file will later be imported into Vitis, so take a note of where it is placed and what it is called.

Important: Do not use spaces in the file name or export path. Underscores or camelCase (https://en.wikipedia.org/wiki/Camel_case) are recommended instead.

Click Next to continue.

iles					
nter the name	of your hardware platform file, and the	directory where the XSA file will be	stored.		- P
XSA file name	pmod_wrapper				8
Export to:	D:/pmods/zyng_pmod_2020_1_1				⊗
	The XSA will be written to: D:\pmods\	zvna pmod 2020 1 1\pmod wra	opperxsa		
	The ACA will be written to. D. prilotas	2914_91104_2020_1_191104_416	shher yag		
		194	Mode	Finish	Capel
		<back< td=""><td>Next ></td><td>Einish</td><td>Cancel</td></back<>	Next >	Einish	Cancel
(/)					Cancel
	gilent.com/reference ials/2020.1/export-fi		grammab	le-	

The final screen of the wizard summarizes the options you selected. Click **Finish**.

A Export Hardware Platform		×
VIVADO.	Exporting Hardware Platform	
HLx Editions	A new fixed hardware platform named 'pmod_wrapper' will be written as D:pmodslzynq_pmod_2020_1_1\pmod_wrapper.xsa'.	
	The platform will include a post-implementation model, including a bitstream description, describing the hardware for downstream software tools.	
	To export the platform, click Finish.	
	<back next=""> Einish Cancel</back>	
https://digilent.c	com/reference/_detail/learn/programmable-	

logic/tutorials/2020.1/export-fixed-hardware/export-hardware-fixed-4.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Launch Vitis

Select the dropdown corresponding to your operating system, below.

Windows

Open Vitis through the start menu or desktop shortcut created during the installation process.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/launch-vitis/windows.png?id=programmablelogic%3Aguides%3Agetting-started-with-ipi)

Linux

Open a terminal and run the following commands. The install path is /opt/Xilinx by default.

source <install_path>/Vitis/2020.1/settings64.sh
vitis


Note: Regardless of <u>OS</u> (), if Vivado is open, Vitis can also be launched through the Tools \rightarrow Launch Vitis toolbar option.

Upon launching Vitis, a dialog will appear where a workspace must be chosen. The workspace is the directory where all of the projects and files for the application being developed will live. If a folder that does not currently exist is chosen, it will be created. Choose a workspace and click	✓ Eclipse Launcher × Select a directory as workspace Vitis IDE uses the workspace directory to store its preferences and development artifacts.
Launch to finish launching Vitis.	Workspace: D:\my_workspace Use this as the default and do not ask again Bestore other Workspace
	<u>Recent Workspaces</u> <u>Launch</u> Cancel (https://digilent.com/reference/_detail/learn/programmable-

logic/tutorials/2020.1/launch-vitis/open-vitis-2.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

With Vitis open, an application project must be created to hold your source files. In creating an application project, a hardware platform will also be created from an XSA file previously exported from Vivado.

On Vitis' welcome screen, click **Create Application Project**. The wizard that launches will be used to create and configure a new application.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-application-project/vitis-new-application-project-1.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

The first screen of the wizard is a welcome page, which summarizes what each of the components of a software design are. Click **Next** to continue.

New Application Project							
reate a New Application Pr	roject						
1. Choose a platform or 2. Put application projec 3. Prepare the application	u through the 4 steps of creating create a platform project from t in a system project , associate i n runtime – domain application to quick start develo	Vivado exported XSA it with a processor					
Processor	Platform Project	System Project - App					
	XSA						
 A system project contai A domain provides runt 	rdware information and software ins one or more applications that time for applications, such as op in unlimited platforms and unlin	trun at the same time. erating system or BSP.	as he reached up	th Back button)			
2		vercome page next offer (c			Next >	<u>F</u> inish	Cancel

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-application-project/vitis-new-app-summary.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Next, the platform that the application targets must be created. Open the **Create a new platform...** tab.

		v platform from hardware (KSA)				
d:	R.		_			+ Add	🏠 Manage
lame	Board	Flow	Vendor	Path			
latform Info General Info Name:		Acceleration Resources		^	Domain Details Domains		

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-application-project/vitis-new-app-1.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi) **Browse** your file system to find the Xilinx Shell Architecture previously exported from Vivado. With the XSA file highlighted, click **Open** to select it and return to the *Platform* screen of the wizard.

	ation Project		- 0
iorm lease select	t a platform to create the	project	
Select a p	platform from repository	Create a new platform from hardwa	are (XSA)
Hardware	e Specification		
		use a pre-built board description	
XSA File	vck190 zc702 zc706 zcu102 zed		Browse
Platform r	0.000		
	e boot components		
Generat	e boot components		Tool would automatically generate the device specific boot co
,			

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-application-project/vitis-new-app-2.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Once you have found the XSA file and opened it, make sure that it is selected in the *Hardware Specification* list. Give your platform a name (the default uses whatever the name of the XSA file is and will work fine). The *Generate boot components* box can be used to automatically build all of the additional components necessary to boot the application from flash memory or an SD card. Leaving this box checked is recommended. Click **Next** to continue.

Dr.pmodsl.gmg.pmod.2003_1_Tipmod_wrapper.sea vkct90 sc706 sc0702 zed Dr.gmodsl.gmg.gmod.2000.bit.pmod_wrapper.sea	a Bronse
wch190 kc/102 SA File zc/102 zc/102 zed D/yemodr/zyna.pmod_2020-[Ji11yemod_wcager.xca	Bronse
wch190 IRC70 SCA File IRC706 IRC702 IRC706 IRC702 I	Bronse
ISA File 12706 20102 zed Olypmodutyng_pmod_2000_1_htymod_wrapper.sed	Destances
zcu102 zed D:1pmod/30yng_pmod_2020_1_11pmod_wrapper.xsa	Destances
zed Disprodiszynej priod 2020. J. INpriod, wrapper.ssa	
	a
atform name: pmod_wrapper	
Generate boot components	
Generate boot components	

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-application-project/vitis-new-app-4.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

The next screen is used to set some options for the application project and the system project. The names of both projects can be set, as well as which processor core will be used to run the application. All settings can be left as defaults. Click **Next** to continue.

Note: A system project can contain multiple application projects, which can all be run at once.

New Application Project					
lication Project Detail cify the application proje	s ct name and its system project pr	roperties			
plication project name:	pmod_app			 	
ystem Project					
	ject for the application or select	an existing one from the w	orkosace 👩		
	Jeer en ore appression en seeen				
Select a system project		System project details			
Create new					
		System project name: p	pmod_app_system		
		Target processor			
		Select target processor for	or the Application project.		
		Processor	Associated applications		
		ps7_cortexa9_0	pmod_app		
		ps7_cortexa9_1			
		ps7_cortexa9 SMP			
		Show all processors in th	e hardware specification 🖂 👔		

Next, the domain that the application project operates in will be defined. In this case all default settings will be used. Click **Next** to continue.

View Application Project			- 0 ×
Domain			
Select a domain for your project or create a new domain			
Select the domain that the application would link to or create a new Note: New domain created by this wizard will have all the requirem		late selected in the next step	
Select a domain	Domain details		
Create new	Name:	domain_ps7_cortexa9_0	
	Display Name:	domain_ps7_cortexa9_0	
	Operating System:	standalone \vee	
	Processor:	ps7_cortexa9_0	
	Architecture	32-bit ~	
0		< Back Next >	Einish Cancel

(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/create-application-project/vitis-new-app-6.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Lastly, a template project will be chosen. Each template pre-configures the application project for a different purpose. Depending on the whether your application will be written in C or C++, choose **Empty Application or Empty Application (C++)**. You will be adding an example main source file later, as opposed to working from and editing an example.

Click Finish to finish creating the project.


ates	
	•••
a template to create your project.	
ble Templates:	
<i>a</i> . = =	Empty Application
V development templates	A blank C project.
Dhrystone	
Empty Application	
Empty Application (C++)	
Hello World	
IwIP Echo Server	
IwIP TCP Perf Client	
IwIP TCP Perf Server	
IwIP UDP Perf Client	
IwIP UDP Perf Server	
Memory Tests	
OpenAMP echo-test	
OpenAMP matrix multiplication Demo	
OpenAMP RPC Demo	
Peripheral Tests	
RSA Authentication App	
Zyng DRAM tests	
Zyng FSBL	
	< <u>Back</u> <u>Next></u> Finish Cancel
	1/1 / 11
ps://digilent.com/reference/_detail	l/learn/programmable-

id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Create a Main C Source to Control AXI GPIO Peripherals

An application needs source files to define its behavior. This step will show how to create a new source file for the application, and provide some example code.

In Vitis' *Explorer* pane, find the application projects "src" directory. Right click on it and select $New \rightarrow File$.



logic/tutorials/2020.1/create-blinky-software-example/software-new-sourcefile.png?id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

In the dialog that pops up, name the file "main.c". The parent folder can be specified as well, but through the use of the right click in the previous step, the correct folder has already been chosen.

✓ New File		I		×
File				
Create a new file resource.			=	
Enter or select the parent folder:				
gpio_demo_app/src				
> 📂 axi_gpio_demo				
✓ gpio_demo_app [domain_ps7_cortexa9_0]				
> 🎽 _ide				
isrc gpio_demo_system [axi_gpio_demo]				
B RemoteSystemsTempFiles				
File na <u>m</u> e: main.c				
Advanced >>				
? <u>Finish</u>			Cancel	
https://digilent.com/reference/_detail/learn/programmabi	1-			

logic/tutorials/2020.1/create-blinky-software-example/name-source-file.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Copy and paste the code to the right into the empty main.c file that has now been opened. Change the BTN_MASK and <u>LED ()</u>_MASK macros so that they contain a number of '1's equal to the number of buttons and leds connected to the <u>GPIO ()</u> peripherals in the hardware design. This code pulls in several headers that are automatically pulled into the Vitis workspace:

xparameters.b is a file generated during the process of exporting a platform from Vivado. It includes information on the hardware design, including addresses and some configuration parameters for AXI IPs. This is used by the example code to find the device IDs that must be passed to the <u>GPIO_0</u> drivers, so that they can look up the driver configuration required to correctly initialize the <u>GPIO_0</u> devices.

xil_printf.h gives access to the xil_printf function, which can be used to print to standard output, and requires less memory space than the stdio library.

xgpio.h gives access to the XGpio drivers, which are used to provide a standard <u>APL()</u> for controlling AXI <u>GPIO()</u> peripherals. Several functions from this <u>APL()</u> are used in the example, including the <u>GPIO()</u> reads, writes, and direction-setting calls.

xil_types.h contains a variety of different C types. In this case, it is only used to get access to the "u32" (unsigned 32-bit int) type, which is used in arguments to XGpio function calls.

What the Example Code Does

When the example is started, the message "Entered function main" is printed to a connected serial console. After that, the AXI <u>GPIO.()</u> IPs and drivers are initialized, and the application constantly loops, checking whether any button is pressed, and if they are, setting the LEDs high. When no buttons are pressed, the LEDs are held low.

Build a Vitis Application

Once an application project has been set up and includes all necessary sources, it should be built. To build the project and all of its dependencies, select the system project in the *Assistant* pane, and either click the **Build** button (

Note: There are three types of build targets in the Assistant pane, Platforms, Systems, and Applications. Building the application will not trigger any other applications in the system to be built, but will build the wrapper as a dependency. Building the platform will only build the platform, as it has no dependencies. Building the system causes each application in the system, as well as the platform, to be built.

This process may take several minutes to complete. When done, the *Console* tab at the bottom of the window will display a "Build Finished" message.

#include "xparameters.h"
#include "xil_printf.h"
#include "xgpio.h"
#include "xil_types.h"

}

// Get device IDs from xparameters.h
#define BTN_ID XPAR_AXI_GPIO_BUTTONS_DEVICE_ID
#define LED_ID XPAR_AXI_GPIO_LED_DEVICE_ID
#define BTN_CHANNEL 1
#define LED_CHANNEL 1
#define BTN_MASK 0b1111
#define LED_MASK 0b1111

int main() {
 XGpio_Config *cfg_ptr;
 XGpio led_device, btn_device;
 u32 data;

xil_printf("Entered function main\r\n");


```
// Initialize LED Device
cfg_ptr = XGpio_LookupConfig(LED_ID);
XGpio_CfgInitialize(&led_device, cfg_ptr, cfg_ptr
```

// Initialize Button Device
cfg_ptr = XGpio_LookupConfig(BTN_ID);
XGpio_CfgInitialize(&btn_device, cfg_ptr, cfg_ptr

// Set Button Tristate
XGpio_SetDataDirection(&btn_device, BTN_CHANNEL,

// Set Led Tristate
XGpio SetDataDirection(&led device, LED CHANNEL,

```
while (1) {
    data = XGpio_DiscreteRead(&btn_device, BT
    data &= BTN_MASK;
    if (data != 0) {
        data = LED_MASK;
    } else {
        data = 0;
    }
    XGpio_DiscreteWrite(&led_device, LED_CHAN
}
```




It's time to program the application project onto your board! Plug your board into your computer through its USB programming and USB UART port/s, connect an external power supply (if necessary), and turn on the board.

Launch a Vitis Baremetal Software Application

First, many applications require that a serial console is connected to the board, so that standard output (from print statements) can be viewed. For this purpose, a serial terminal should be used. Use a serial terminal application to connect to the board's serial port. Unless otherwise stated, Zynq designs use a baud rate of 115200 and Microblaze designs with an AXI UART Lite IP use a baud rate of 9600.

Note: While Vitis has a built in serial terminal included in its Debug view, it sends characters to a board on a line-by-line basis. Some software examples require the use of character-by-character reception of data. Tera Term (https://ttssh2.osdn.jp/index.html.en) or PuTTY (https://www.chiark.greenend.org.uk/~sgtatham/putty/latest.html) are recommended if


(https://www.chark.greenena.org.uk/~sglatham/putty/latest.html) are recommended if you are not sure what will work.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/launch-vitis-application/set-baud.png?id=programmablelogic%3Aguides%3Agetting-started-with-ipi)

In the *Explorer* pane at the left side of the screen, right click on the application or system project that is to be run, and select *Run as* \rightarrow 1 *Launch on Hardware (Single Application Debug)*. The FPGA will be programmed with the bitstream, the ELF file created by the software build is loaded into system memory, and the application project will begin to run. You will need to click back over to the *Vitis Serial Terminal* from the *Console* tab.

Note: Once the project has been run at least once, you can use the green run button (\bigcirc) in the toolbar at the top of the screen to program the board instead.



(https://digilent.com/reference/_detail/learn/programmablelogic/tutorials/2020.1/launch-vitis-application/launch-on-hardware.png? id=programmable-logic%3Aguides%3Agetting-started-with-ipi)

Next Steps

At this point, your application is running, and printed messages can be seen. Congratulations, you have finished this guide!!!

The hardware project and application created here can be used as a basis for future work. See instructions found in Update an Existing Vitis Platform's Hardware Specification (https://digilent.com/reference/programmable-logic/guides/vitis-update-hardware-specification) for additional information on how the hardware design can be switched out later.

For more guides and demos for your board, return to the device's resource center, linked from the Programmable Logic (https://digilent.com/reference/programmable-logic/start) page of this wiki.

For technical support, please visit the 🔮 FPGA (https://forum.digilentinc.com/forum/4-fpga/) section of the Digilent Forums.

Company (https://digilent.com/company/)

- About Us (https://digilent.com/company/#about-digilent)
- FAQs (https://digilent.com/company/#faqs)
- Shipping & Returns (https://digilent.com/shipping-returns/)
- Jobs (https://digilent.com/company/#jobs)
- Legal & Privacy (https://digilent.com/legal-privacy/)

News (https://digilent.com/news/)

- Blog (https://digilent.com/blog/)
- Newsletter (https://digilent.com/news/#newsletter)
- Events (https://digilent.com/news/#events)

Affiliations (https://digilent.com/affiliations/)

- List of Distributors (https://digilent.com/affiliations/#distributors)
- Technology Partners (https://digilent.com/affiliations/#partners)

Subscribe to our newsletter

Get the latest updates on new products and upcoming sales

Your email address

Submit

Contact Us

• Support Channels (https://digilent.com/support/#channels)

Digilent 1300 NE Henley Ct. Suite 3 Pullman, WA 99163

United States of America

- **Y** (http://twitter.com/DigilentInc)
- **f** (http://facebook.com/Digilent)
- D (https://www.youtube.com/user/DigilentInc)
- **O** (https://github.com/digilent)
- (https://instagram.com/digilentinc)
- **in** (https://www.linkedin.com/company/1454013)
- (https://www.flickr.com/photos/127815101@N07)