Nexys Video - Getting Started with Microblaze

Description

This guide will provide a step by step walk-through of creating a Microblaze based hardware design using the Vivado IP Integrator for the Nexys Video FPGA board.

At the end of this tutorial you will have learned to create:

• Microblaze based hardware (HW) design in Xilinx Vivado



(https://reference.digilentinc.com/_detail/vivado/mig_37.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

• .C Project in Xilinx Vivado SDK (Software Development Kit) to display Hello World using the hardware design shown in the previous step

			C/C++ - displ	lay_hello_world	/arc/helloworld.c	- Xilitx SDK				
File Edit Seurce Matcher Havigate Search	Project Minx Taols Run Wind	0 100 0 - Q - X 0 4 - N	14 - 19 H		+ 1 - 1				Quick Arram	(1) Disc-+
De Preinet Basherer 22	B & V ** D	in extended in untersame N housed	a la heline	ette 22					S Gutier II (R) Male Tarant	
 Charge, Langer, Lagation, C. Resp. (Lagation) Resp. (Laga		<pre>** (vyrige 0) 200 - 300 Allen. *** *** (allowrid, c: siele text splic *** (allowrid, c: siele text splic *** (contact of the second *** (contact of text second *** (contact of text second *** (contact of text second *** (contact of text second **** (contact of text second ************************************</pre>	Dec. 413 rag etim 1000 10 lengt 1 rays 11 rag 1 rag	<pre>Phts reperved (race mean startion, sho startion 1 1 20</pre>					U olah U pidami O pidami o mangini o mangini	€ 4% ₹* * "
D Target Connectione 35	£2°0	🗄 Problems 🛛 🗐 Taoks 💭 Console 📰 Prope	rties 🖉 Ternina	6		~ ~ 0	50% Log 21			B B = 0
4. Inol (Anton)		Perre	Pascurca	Reh.	Location	7,94	14-14-08 18/0 14-15-05 18/0	* Proceeding and the splice + Laurening SER server: sub-hart	-hanges C./villation/UK/2008.1/se	iterpsi200_Viewshilarer_j = ripts_teach/solid_solide =
								Includes I describered I i		
								Totalte Tearl Inpet		

(https://reference.digilentinc.com/_detail/vivado/mig_52.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

• Final output will be displayed on the SDK console

2	C/C++ - Xilinx SDK	- 0 ×
File Edit Source Relactor Navigate Search Project Xilinx Tools Run Wind	ow Help • ♂ • ∽ • • • • • • • • • • • • • • • •	Quick Access
Project Explorer 18	in nuteruhat in nuterums Naciotal in helioworka 22	Make Target
Project topolor in: (a) design://waper./wapeditom.c (b) design://waper./wapeditom.c (c) design://waper./wapeditom.c (c) design://wapeditom.c (c) design://wapeditom.c	<pre>upyermod [m yokonya [m yokonya] m woodway] * Copyright (0) 2000 - 2004 illing, Inc. All rights reserved.] * This application cordigeres uuX1 1058 to bed rate 9600. * 520 uuX1 (2003) in st icliniled by biols to hod rate 9600. * 520 uuX1 (2003) in st icliniled by biols policitan, since * bootcom/spa cordigeres it to bad rate 11520 * ended * print("since subcords of the state of the state 9600 (0) (0) (0) (0) (0) (0) (0) (0) (0) (</pre>	(ter manuel langen) □ J _k K v + K ter h h h h h h h h h h h h h
👛 Target Connections 💠 🖉 🙂 🗆	🖹 Problems 🕢 Tasks 😡 Contole 🗵 🗇 Properties 🖉 Terminal 1 🔳 💥 🙀 🗽 💀 🚱 💓 🛃 🐨 🖕 😨 🖉 🐨 🕬	📭 🕞 🖬
⊥ teodi(defant) > ∰ Auto Discovered	stemmated-disky,belo wedd.ef Dike C/C++ application (GDB) C/vivide_project/NeroMacx_M00/Hellow_Wedd. Hello Morld 16110:81 BUPO : Processor reset is completed for microblarg. 16210:81 BUPO : Processor reset is completed for microblarg. 16210:81 BUPO : Processor reset is completed for microblarg. 16210:81 BUPO : Processor reset is completed for microblarg. 16210:81 BUPO : Processor reset is completed for microblarg. 16210:81 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 16210:81 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg. 1620:82 BUPO : Processor reset is completed for microblarg.	C:/vivado_projects/Nexys4008_Microl

(https://reference.digilentinc.com/_detail/vivado/mig_60-_hw_console.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

• Additionally, the output can also be displayed via a terminal emulator such as Tera Term.

2	C/C++ - Xilinx SDK		- ð ×
File Edit Source Refactor Navigate Search Project Xilinx Tools Run Win	zw Hep ・ ダ・ダ・キャロ・ロ・ロ・ク ダ・メ 回 回 り・5 ・ 5 、 5 、 0 ・ 1 パ		Quick Access
Project Explorer 12	n system.hdf a system.mss N Iscript.id @ helioworld.c 12	° 0	E Outine II @ Make Target
 I de sign, J. vergeer. A. a. yeldsom, C I de sign, J. vergeer. A. a. yeldsom f. I de sign, J. verde. verde I de sign for the sign fore	<pre>** Copyright (C) 2009 - 2014 Lilics. Inc. All rights reserved.[] *** Copyright (C) 2009 - 2014 Lilics. Inc. All rights reserved.[] *** Copyright (C) 2009 - 2014 Lilics (D to bad rete 9900. *** Count (C) Configuration (C) Configuratio (C) Configuration (C) Con</pre>		U déch U déch H přetom H přetom nen() int
a Target Connections 💠 🧟 🔔 😐 🗅	🚹 Problems 🖉 Tasks 🗳 Console 💠 💷 Properties 🍠 Terminal 1 🗮 🕱 🉀 🗽 🛃 🥵 🛃 🛃 🔹 😁 🖛 🗖	SDK Log 22	🔓 🗭 🗖
a_ teonijertanij > Auto Discovered	stemmente: augery men, ended [Juins C.C application (GSu)] Criveles projecto/Registor, Mooblack, Michellow, WedA Port COM Is slreedy in use.	1422131 LNP0 I Processor rest is completed for 16024253 LNP0 16221253 LNP0 Processor rest is completed for 16024153 LNP0 1622425 LNP0 Processor rest is completed for 1602406 LNP0 1622425 LNP0 Processor rest is completed for 1602406 LNP0 1622425 LNP0 Processor rest is completed for 1602406 LNP0 1622426 LNP0 Processor rest is completed for 1602400 LNP0 1622425 LNP0 Processor rest is completed for 1602400 LNP0 1623425 LNP0 Processor rest is completed for 1623400 LNP0 1633435 LNP0 Processor rest is completed for 1633414 LNP0	<pre>= Acrobize_0 = Acrobize_0</pre>
(https://reference.digilentinc.com/_de	tail/vivado/mig_61.jpg?id=learn%3Aprogrammable-logic%	3Atutorials%3Anexys-video-§	getting-started-with-
microblaze%3Astart)			

What you need before proceeding with this guide

Software

- Xilinx Vivado with the SDK package.
 - Follow this Wiki guide (Installing Vivado (https://reference.digilentinc.com/vivado/installation)) on how to install and activate Vivado 2014.3

Board Support Files

- Board Support Files. These files will describe GPIO () interfaces on your board and make it easier to select your FPGA board and add GPIO () IP blocks.
 - Follow this Wiki guide (Vivado Board Files for Digilent 7-Series FPGA Boards (https://reference.digilentinc.com/vivado/boardfiles)) on how to install Board Support Files for Vivado 2014.3

Hardware

• Digilent Nexys Video FPGA Board and Micro USB Cable for UART communication and JTAG programming



Introduction

Microblaze is a soft IP core from Xilinx that will implement a microprocessor entirely within the Xilinx FPGA general purpose memory and logic fabric. For this tutorial, we are going to add a Microblaze IP block using the Vivado IP Integrator tool.

In addition to the Microblaze IP block, we would also like to make use of the DDR3 SDRAM component on the Nexys Video. Therefore a MIG (Memory Interface Generator) IP block will be added to our design.

Finally, a UART (Universal Asynchronous Receiver/Transmitter) IP block will be added to communicate between the host PC and the soft processor core running on the Nexys Video.

General Design Flow

I. Vivado

- Open Vivado and select Nexys Video board
- Create an new Vivado Project
- · Create empty block design workspace inside the new project
- · Add required IP blocks using the IP integrator tool and build Hardware Design
- Validate and save block design
- Create HDL system wrapper
- Run design Synthesis and Implementation
- Generate Bit File
- Export Hardware Design including the generated bit stream file to SDK tool
- Launch SDK

Now the Hardware design is exported to the SDK tool. The Vivado to SDK hand-off is done internally through Vivado. We will use SDK to create a Software application that will use the customized board interface data and FPGA hardware configuration by importing the hardware design information from Vivado.

II. SDK

- Create new application project and select default Hello World template
- Program FPGA
- Run configuration by selecting the correct UART COM Port and Baud Rate

Tutorial

1. Creating New Project

When you first run Vivado this will be the main start window where you can create a new project or open a recent one.

1.1) Click on **Create New Project**. Choose the Project Name and Location such that there are **no blank spaces**. This is an important naming convention to follow for project names, file names and location paths. Underscore in a good substitute for empty spaces. It is good practice to have a dedicated folder for Vivado Projects, preferably with the smallest possible path length. Example: C:/Vivado_Projects. Name your Project and select the Project location and click **Next**.

New Project	ct																																				X	
Project Name Enter a nam	me	for	yo	our p	oroj	ect	and	spe	cify	y a	di	ired	cto	oŋ	уv	wh	ere	the	e pr	oje	ct c	lata	fil	es	wi	ll be	sto	ore	d.								2	-
<u>P</u> roject name:	ŀ	łe	lov	v_vv	orle	- L	eci	tur	e_	_1	8	_	_			_	_			_		_	_	_	_		_	_	_								e	
Project <u>l</u> ocation	n: [c:/	W	ork/	Viva	do/	14_	4/Ne	exy	sVi	'ide	ео	Υ.	_																		_				6	3)
Create proj	jec	t s	ubo	lired	tor	,																																
Project will be o	cre	ate	ed a	at: (c:/v	Vork	¢∕Vin	/ado)/14	4_4	4/1	Nex	xys	sV	/id	leo,	/He	ellov	v_v	orl	d																	
	_	_	_			_							_	_	_	_				_				ſ		< 0.	I.	1	_	News				in task	_	C	1	
																								l		< <u>B</u> a	ack			Nex	t >		E	nish		Can	cel	

	Vivado 2014.3	- 6
Flow Tools Window Help		Q+ Search commands
	New Project	
VIVADO. Productivity.	Project Type Specify the type of project to create.	
Quick Start	BTL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, in planning and analysis.	plementation, design
Create New Project	Qpen E Qpen t proty sources at this time Qpen t Qpen t of the bable to add sources, view device resources, run design analysis, planning and implementation.	
Tasks		
Manage IP Open Hardware Manager	LO Planning Project Do not specify design sources. You will be able to view part/package resources. Imported Project Create a Vivado project from a Symplify, XST or ISE Project File. Xile	
	 Configure an Example Embedded Evaluation Board Design Create a new Vivado project from a predefined IP Integrator template design. 	
Information Center		
Documentation and Tutorials Quick Take Videos	Release	
	< gack Uext >	Einish Cancel
/d Console		

microblaze%3Astart)

1.3) If you have followed the Board Support File Wiki guide then click Next until the Default Part page and select Boards. Nexys Video should be displayed in the selection list. Selecting another board name will cause errors.

Choose a default Xilinx part or board for your p	roject. This can	be changed	l later.			
Select: 🔊 Parts 📕 Boards						
Pilter						
Ve <u>n</u> dor: All 🔻						
Display Name: All						
Board Rev: Latest						
Latest			_			
	Res	set All Filters				
Search: 0-						
			-			_
Display Name	Vendor	Board Rev	Part	I/O Pin Count	File Version	Availa IOBs
Arty	digilentinc.com	1.1	xc7a15ticsq324-1L	324	1.1	210
Arty Basys3 Artix-7 FPGA Board	digilentinc.com digilentinc.com	1.1 1.1	xc7a15ticsg324-1L xc7a35tcpg236-1	324 236	1.1 1.1	210
Arty Basys3 Artix-7 FPGA Board Nexys4 FPGA Board	digilentinc.com digilentinc.com digilentinc.com	1.1 1.1 1.1	xc7a15ticsg324-1L xc7a35tcpg236-1 xc7a100tcsg324-1	324 236 324	1.1 1.1 1.1	210 106 210
Arty Basys3 Artix-7 FPGA Board Nexys4 FPGA Board Nexys4 DDR	digilentinc.com digilentinc.com digilentinc.com digilentinc.com	1.1 1.1 1.1 1.1	<pre> xc7a15ticsg324-1L xc7a35tcpg236-1 xc7a100tcsg324-1 xc7a100tcsg324-1 </pre>	324 236 324 324	1.1 1.1 1.1 1.1	210 106 210 210
Arty Basys3 Artix-7 FPGA Board Nexys4 FPGA Board Nexys4 DDR Nexys Video	digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	1.1 1.1 1.1 1.1 A	<pre> xc7a15ticsg324-1L xc7a35tcpg236-1 xc7a100tcsg324-1 xc7a100tcsg324-1 xc7a100tcsg324-1 xc7a200tsbg484-1 </pre>	324 236 324 324 484	1.1 1.1 1.1 1.1 1.1	210 106 210 210 285
Arty Basys3 Artix-7 FPGA Board Nexys4 FPGA Board Nexys4 DDR Nexys Video Zybo	digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	1.1 1.1 1.1 1.1 A b	<pre> xc7a15ticsg324-1L xc7a35tcpg236-1 xc7a100tcsg324-1 xc7a100tcsg324-1 xc7a100tcsg324-1 xc7a200tsbg484-1 xc7z010clg400-1 </pre>	324 236 324 324 484 400	1.1 1.1 1.1 1.1 1.1 1.0	210 106 210 210 285 100
Arty Basys3 Artix-7 FPGA Board Nexys4 FPGA Board Nexys4 DDR Nexys Video Zybo MicroZed Board	digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com em.avnet.com	1.1 1.1 1.1 1.1 A b f	<pre> xc7a15ticsg324-1L xc7a35tcpg236-1 xc7a100tcsg324-1 xc7a100tcsg324-1 xc7a200tsbg484-1 xc72010clg400-1 xc72010clg400-1 </pre>	324 236 324 324 484 400 400	1.1 1.1 1.1 1.1 1.1 1.0 1.1	210 106 210 210 285 100 100
Arty Basys3 Artix-7 FPGA Board Nexys4 FPGA Board Nexys4 DDR Nexys Video Zybo MicroZed Board ZedBoard Zyng Evaluation and Development Kit	digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com em.avnet.com em.avnet.com	1.1 1.1 1.1 1.1 A b f d	<pre>\$ xc7a15ticsg324-1L \$ xc7a35tcpg236-1 \$ xc7a100tcsg324-1 \$ xc7a100tcsg324-1 \$ xc7a200tsbg484-1 \$ xc7z010clg400-1 \$ xc7z010clg400-1 \$ xc7z020clg484-1</pre>	324 236 324 324 484 400 400 484	1.1 1.1 1.1 1.1 1.1 1.0 1.1 1.2	210 106 210 210 285 100 100 200
Arty Basys3 Artix-7 FPGA Board Nexys4 FPGA Board Nexys4 DDR Nexys Video Zybo MicroZed Board ZedBoard Zyng Evaluation and Development Kit Artix-7 AC701 Evaluation Platform	digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com em.avnet.com em.avnet.com xilinx.com	1.1 1.1 1.1 A b f d 1.1	<pre>% xc7a15ticsg324-1L % xc7a35tcpg236-1 % xc7a100tcsg324-1 % xc7a100tcsg324-1 % xc7a200tsbg484-1 % xc72010clg400-1 % xc72010clg400-1 % xc72020clg484-1 % xc7a200tfbg676-2</pre>	324 236 324 324 484 400 400 484 676	1.1 1.1 1.1 1.1 1.1 1.0 1.1 1.2 1.1	210 106 210 210 285 100 100 200 400
Arty Basys3 Artix-7 FPGA Board Nexys4 FPGA Board Nexys4 DDR NexysVideo Zybo MicroZed Board ZedBoard Zynq Evaluation and Development Kit Artix-7 AC701 Evaluation Platform ZYNQ-7 ZC702 Evaluation Board	digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com em.avnet.com em.avnet.com xilinx.com xilinx.com	1.1 1.1 1.1 A b f d 1.1 1.0	<pre> xc7a15ticsg324-1L xc7a35tcpg236-1 xc7a100tcsg324-1 xc7a100tcsg324-1 xc7a200tsbg484-1 xc72010clg400-1 xc72010clg400-1 xc72010clg400-1 xc72020clg484-1 xc7a200tfbg676-2 xc72020clg484-1 </pre>	324 236 324 324 484 400 400 484 676 484	1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.0 1.1 1.2 1.1 1.1 1.1	210 106 210 210 285 100 100 200 400 200

1.4) A summary of the new project design sources and target device is displayed. Click Finish.

🚴 New Project	2	3
	New Project Summary	
	① A new RTL project named 'Hellow_World' will be created.	
	A No source files or directories will be added. Use Add Sources to add them later.	
	A No Configurable IP files will be added. Use Add Sources to add them later.	
	▲ No constraints files will be added. Use Add Sources to add them later.	
	 The default part and product family for the new project: Default Board: Nexys Video Default Part: xc7a200tsbg484-1 Product: Artix-7 Family: Artix-7 Package: sbg484 Speed Grade: -1 	
VIVADO.	To create the project, click Finish	
	< <u>Back</u> <u>Next</u> > <u>Finish</u> Cancel	

2. Creating New Block Design

2.1) This is the main project window where you can create a IP based block design or add RTL based design sources. The flow navigator panel on the left provides multiple options on how to create a hardware design, perform simulation, run synthesis and implementation and generate a bit file. You can also program the board directly from Vivado with the generated bit file for an RTL project using the Hardware Manager. For our design, we will use the IP Integrator to create a new block design.



(https://reference.digilentinc.com/_detail/vivado/mig_4.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-

microblaze%3Astart)

2.2) On the left you should see the Flow Navigator. Select **Create Block Design** under the **IP Integrator**. Give a name to your design without any spaces, click **OK**.



microblaze%3Astart)

2.3) An empty design workspace is created where you can add IP blocks. Click the **P** Add IP button. This should open a catalog of pre-built IP blocks from Xilinx IP repository. Search for "Microblaze" and **double click** on it to add the IP block to your empty design.

	A A A B III A GO TO IO CONCUMAN		אריו אי ראד ר		
ator «	Block Design design_1				
1	Design _ D L* ×	2+ Diagr	× me		
	Q. T 8 2-	-1 A de	sign 1		
Hanager	A design_1	0	This design is empty. To get started, Add 10 from the co	taion.	
Project Settings			and a copy of provide the second second second	and a	
Add Sources		0			
Language Templates		3			
P Catalon		5			
		1.2	Search: Q,-		
ator		1 X	Name	VJW	
ate Block Design		1.00	20 Graphics Accelerator Bit Block Transfer	logichricks.com/logichricks/logibitht:0.0	
Block Design		-	3GPP LTE MEMO Encoder	xilinx.com:p:/te_3opp_mimo_encoder:4.0	
the state of the state		10	3GPPLTE Turbo Encoder	xiinx.com:pttoc_encoder_3pppite:4.0	
e block Design		1.	3GPP Mixed Mode Turbo Decoder	xilirox.comcip:tcc_decoder_3gppmm:2.0	
		-	3GPP Turbo Encoder	xilinx.com/prtcc_encoder_3gpp:5.0	
		康	Accumulator	xilrox.comopic_accum: 12.0	
on secongs			Adder/Subtracter	xilino.compre_addsubritz.0	
Aation		0	Anto Lite to All bridge	xiinx.compcaroite_axi_bridge:s.0	
		100	AXI Stream FIFO	virus conciscant fifo mm st-6.1	
		AT.	A004-Stream Accelerator Adapter	xilroccomposition accelerator adapter: 2.1	
vorated Design		C	AX04-Stream Broadcaster	xiinx.comip:axis_broadcaster:1.1	
			AX14-Stream Clock Converter	xiliror.com:ip:axis_dock_converter:1.1	
			AX14-Stream Combiner	xilirox.comcipcaxis_combiner:1.1	
Settings			AX14-Stream Data FIFO	xilrox.com:ip:axis_data_fifo:1.1	
ais .			AX14-Stream Data Width Converter	xilinx.comcipcaxis_dwidth_converter:1.1	
lesized Desize			Att+orean Interconnect AttActman Destood Charles	xaroc.compcaxes_interconnect12.1	
nonco o congr	A Sources E Design Signals Bloard		AV14-Stream Register Sice	xinx community and provide device 1.1	
	Properties _ D L ² X		A AND A PALLED P. Accel Proc. ander	- Para and for a fact and and and a fact a	
entation Settions	4 3 1 k		Calent and server DVPED or draw and draw. RVP to care	· · ·	
al an and a first	T 7 1		peect and press dividit or onag and prop, course can		
Inprementation					
ven Implemented Design					
10.1					
no Deoug					
tstream Settings					
merate Bitstream					
en Hardware Manager					
	Td Console				- 1
	T start_gui				
	Coreate_project Hellow_World C:/vivado	projects/	Wexys4DOR_Microblase_MIG/Sellow_World -	part xc7al00tcsg324-1	
	INFO: [IP_Flow 19-234] Refreshing IP	repositori	es		
	INFO: [IP_Flow 19-1704] No user IP re	positories	specified		
	(INFO: [IP_Flow 19-2313] Loaded Vivado	IF repost	tory 'C:/Xilinx/Vivado/2014.3/data/ip'.		
	set_property board_part digilentinc.c	on:nexys4	[ddr:part0:1.1 [current_project]		
	X create_bd_design "design_1"	n Minnet 1	Manual States Manual States No. 7 -	The fide of the state of the state	
	wrote : <c: nexys400<="" td="" vivado_projects=""><td>B_MICLOPIS</td><td>sze_NiG/Bellow_World/Hellow_World.srcs/s</td><td>purces_1/bd/design_1/design_1.bd></td><td></td></c:>	B_MICLOPIS	sze_NiG/Bellow_World/Hellow_World.srcs/s	purces_1/bd/design_1/design_1.bd>	
	Type # Tcl command here				
	Type a Tol command here	Design R	uns		

microblaze%3Astart)

3. Adding Microblaze IP and Customization

3.1) This is the Xilinx Microblaze IP block. When a new IP block is added the use	cai	customize the block properties by
either clicking on the Run Block Automation message prompt or by double click	king	on the block itself.

-		Hellow_World - [C:/vivado_projects/Nexys4DDR_Microblaze_MIG/Hellow_World/Hellow_Worldxpr] - Vivado 2014.3	- 0 ×
Ele Edit Flow Tools Window La	ayout Yew Help		Q Search commands
🯄 😂 🖺 📾 💷 🎼 🐘 🗙	🔯 🖻 🎽 🕲 🐝 ∑ 🧓 🔠 Default Layout	- X & X D	Rea
Flow Navigator «	Block Design design_1 *		
۹, 🎞 🏚	Design _ D L ^a ×	📴 Diagram 🗙 🕅 Address Editor 🗙	023
Toget Hanager Toget H	Tengen (a Congr. () Decelor () () () Decelor () () Decelor () () () Decelor () () Decelor () () () Decelor () () Decelor () () () Decelor () () Decelor () () Decelor () () () Decelor () () () () () () () () () () () () ()	Compared & Baddees Edur x Compared & Baddees Edur x Compared & Baddees Edur x Compared & Compar	0.0
	To Consule To Consule THTO: (12,Tiow 13-1704) Bo user 13 reg THTO: (12,Tiow 13-1704) Bo user 13 reg To consult the consult of the consult	<pre>cvccified Proposition("Cr/Miling/Youds/2014.1/dess/p", manaprid_ddfragentil(.fources_project) UKcroblese_USD/Mellow_Morid.wrcs/sources_1/kd/desipn_1/desipn_1.kd> compignizeroblese:5.4 microbless_0</pre>	,
	The second		
	TING A TOTA COMPANY DATA		

(https://reference.digilentinc.com/_detail/vivado/mig_7.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-withmicroblaze%3Astart)

3.2) Run Block Automation and a customization assistant window will open with default settings.



(https://reference.digilentinc.com/_detail/vivado/mig_8.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

3.3) Change default settings in the block options as shown below and click **OK**. This will customize the block with our new user settings.

e right.	cking the boxes of the blocks to connect. Select a block on the left to display its configuration options on
All Automation (2 out of 1 selected)	Description MicroBlaze connection automation generates local memory of selected size, and caches can be configured. MicroBlaze Debug Module, Peripheral AXI interconnect, Interrupt Controller, a clock source, Processor System Reset are also added and connected as needed. Instance: /microblaze_0 Options Local Memory: 32KB ▼ Local Memory ECC: None ▼ Cache Configuration: 16KB ▼ Debug Module: Debug Only ▼ Peripheral AXI Port: Enabled ▼ Interrupt Controller: ✓ Clgck Connection: New Clocking Wizard (100 MHz) ▼

3.4) Running the block automation will auto-generate a set of additional IP blocks which will be added to our hardware design automatically based on the options selected in the previous step. **Do not click on Run Connection Automation yet.** *Note: You can right click and select Regenerate Layout at any time to clean up the layout, potentially making it easier to read.*



4. Customization of Clock Wizard IP Block

out Yew Heb		cts/nexys4DDR_Microbiaze_MIG/Hellow_World/H	ellow_wond.xpr] - Yivado 2014.3	Q Sear
Block Design_design_1*	sittayoit 👻 🕅 🗮 🖉			
Design	L ² × Stagram X M Address Editor X H Address Editor X	9	Re-customize IP	×
design_1 interface Connections Do Interface Connections	Cr B Designer Assistance available. Bun Conner	clion Automation Clocking Wizard (5.1)		1
	3.2)	Documentation 🛅 IP Location		
Imicroblace_0_local_memory	eset:5.0)	IP Symbol Resource	Component Name dk_wiz_1	
	0	_ snow assores ports	Board Cloding Options Output Clodis (MHCH Settings Port Renaming)	ng Summary
			Associate IP interface with board interface IP Interface Board Interface Board Interface	
	(実) (学) (学) (学) (学) (学) (学) (学) (学) (学) (学		CLC_N1 Custon CLC_D2 CLSTon D1 SPSFT D1 CLCton D1 S	
	Ck Ck	IVI -reset koded-	Clear Board Parameters	
	e			
		_		
👗 Sources 🗄 Design 🗰 Signals 🔳	Board	< >>	v	
Ack Properties _	De×	Microl	ed_rest_n bus_stud_reset[00]	OK Cancel
F → 1915 dk_wtz_1		CK_W2_1	aux_reset_in peripherai_reset[0:0] mb_debug_sys_rst_interconnect_aresetr(0:0]	LMB_Cik LMB_Rst
Name: ck_wiz_1		reset locked	dom_locked peripheral_aresetn[0:0]	
Parent name: design_1		Crocking watero	PTOCESSOF System Reset	
General Properties ()P	¢			
Create_bd_design "design_1" Wrote : <c: td="" vivado_projects<=""><td>s/Nexys4DDR_Microblaze_MIG/Hellow_World/Hellow_Wo</td><td>rld.srcs/sources_1/bd/design_1/design_1.bd></td><td></td><td></td></c:>	s/Nexys4DDR_Microblaze_MIG/Hellow_World/Hellow_Wo	rld.srcs/sources_1/bd/design_1/design_1.bd>		
<pre>startgroup create_bd_cell -type ip -vin endgroup</pre>	nv wilinx.com:ip:microblaze:9.4 microblaze_0			
set_property location (0.5 - apply_bd_automation -rule xi	-73 -141) (get_bd_cells microblaze_0) milinx.com/bd_rulermicroblaze -config (local_mem *	3283" ecc "None" cache "1683" debug_module "Deb	ug Only" axi_periph "Enabled" axi_into "0" clk "New Clocking Wiz	ard (100 MHz)" } (get_bd_ce
apply_bd_automation: Time (s	<pre>(s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory</pre>	(MB): peak = 862.527 ; gain = 32.762		
Type a Tol command here	D Barrate B Barley Barra			
(a ra come (a compa (a co))				
ys clock for CI	LK_IN1. Hellow, World - [C/Vivado, proje	cts/News4DDR, Microblaze: MIG/Hellow, World/H	ellow World.xar) - Vivado 2014.3	
ys clock for CI	LK_IN1. Hellow,World - [C/vivado.proje	cts/Nexy4DDR_Microbiaze_MIG/Hellow_World/H	iellow_World.spr) - Vivado 2014.3	Q- for
M yee 600 M yee 600 F → 1 0 % ∑ 0 1000	LK_IN1. Helow,World - (C/wado.proje	ctr/Neryp4DDR, Microbiaze, MIG/Hellow, World/H	iellow, World.xpr) - Vivado 2014.3 Re-customize IP	Q- for
M See 500 M See 500	LK_IN1. Helow,World - (C/wado.proje	ets/NersyADDR_Microbiaze_MIG/Hellow_World/H	iellow, World.xpr) - Vivado 2014.3 Re-customize IP	Q= ior
s ger tet s clock for CI s ger tet b b a constant s total days.t* ser ser s total days.t* ser b b a constant b a cons	LK_IN1. Hellow,World - (C/wiedo_proje	Cts/Nersys4DDR_Microbiaze_MIG/Hellow_World/H Cts/Nersys4DDR_Microbiaze_MIG/Hellow_World	iellow, World.xpr) - Vivado 2014.3 Re-customize IP	Q- Sec X
vi ger geb vi ger geb ⇒ b i @ % ∑ @ ⊡ote kotose tose tose tose vi ger geb ⇒ b i @ % ∑ @ ⊡ote vi ger geb ⇒ b i @ % ∑ @ i @ i @ i @ i @ i @ i @ i @ i @ i @	Hellow, World - (C/wiedo_proje	Cts/Nersys4DDR_Microbiaze_MIG/Hellow_World/H Clocking Wizard (5.1)	ellow, World.spr) - Vivado 2014.3 Re-customize IP	Q- in A
ys clock for CI ys clock for CI b b b c c c c c c c c c c c c c c	LK_IN1. Hellow,World - (C/wiedo.proje haltared +	Ctor/NergoADDR_Microbiaze_MIG/Hellow_World/H Ctor/NergoADDR_Microbiaze_MIG/Hellow_World/H Clocking Wizard (S.1) Clocking Wizard (S.1) Clocking Wizard (S.1) Clocking Wizard (S.1) Clocking Wizard (S.1) Clocking Wizard (S.1) Clocking Wizard (S.1)	ellow_World.spr) - Vivado 2014.3 Re-customize IP Corponent Name (d.,str., 1 Corponent Name (d.,str., 1 Corponent Name (d.,str., 1) Corponent Name (d.,str.,	Q- Ser •
yee type yee type yee type b b b l l l l l l l l l l l l l l l	LK_IN1. Hellow,World - (C/wiedo.proje hattayned *	Ctor/NergoADDR_Microbiaze_MIG/Hellow_World/H Clocking Wizard (S.1) Clocking Wizard (S.1) Cocking Wizard (S.1) Cocking Wizard (S.1) Cocking Wizard (S.1)	Re-customize IP Cosponent Name (du, stu, 1 Cospo	Q- ter
A gen type A gen	LK_IN1. Hellow,World - (C/wiedo.proje	cts/Nerys/DDR_Microbiaze_MIG/Hellow_World/H Clocking Wizard (S.1) Clocking Wizard (S.1) Clocking Wizard (S.1) Consertation © Fiscalen (Psychia Reason	Re-customize IP Corporent Name (du,ais_1) Re-customize IP Corporent Name (du,ais_1) Read Database (Double Obdet Nettors) Read Name (Q- her P Servery *
* jee the * clock for CI * jee the * i is the second se	LK_IN1. Helkow,World - (C/wiedo.proje	cts/NerysADDR_Microbiaze_MIG/Hellow_World/H tor Another Clocking Wizard (S.1) Clocking Wizard (S.1) Cocking Wizard (S.1)	ellow, World xpr) - Vivado 2014.3 Re-customize IP Corporet Name (duale_1) Corporet Name (duale_1) Corporet Name (duale_1) Corporet Name (duale_2) Cor	9 Severy dd Extern
ys clock for Cl ys clock for Cl b b b c c c c c c c c c c c c c c c c c	LK_IN1. Helkow,World - (C/wiedo.proje	Clocking Wizard (S.1) Clocking Wizard (S.1) Clocking Wizard (S.1) Cocking Wizard (S.1) Cockin	leilow, World xpr) - Vivado 2014.3 Re-customize IP Corporet Name (d., inc., 1 Corporet Name (d., inc.	10. here 10. he
st ger geb st geb st ger geb st geb	LK_IN1.	Clocking Wizard (5.1)	leilow, World xpr) - Vivado 2014.3 Re-customize IP Component Name (4, un; 1 Saved Cabing Option: Output Clubs: IMPON Setting: Port Research Saved Saved	to been
* gen the * gen the	LK_IN1.	cts/Nerys/ADDR_Microbiaze_MIG/Hellow_World/H the Another Clocking Wizard (5.1) Clocking Wizard (5.1) Cockernation P Lockin Provide Another Provide Another Provide Another Provide Another Cockernation P Locking Provide Another Cockernation P Locking Cockernation P Locking Cockernat	letiow, World spr) - Vivado 2014.3 Re-customize IP Component Name (4, ust, 1 Kased Clubing Option: Output Clubis (HPCH Entrop) Put Reserve Records Piretification (1) Clubic Clubis (HPCH Entrop) Put Reserve Records Piretification (1) Clubis (HPCH Entrop) Put Reserve Records Piretification (1) Clubis (1	to been
s clock for CI s clock for clock for CI s clock for clock for CI s clock for cloc	LK_IN1.	cts/Nerys/ADDR_Microbiaze_MIG/Hellow_World/H	letione, World spr) - Vivado 2014.3 Re-customize IP Component Name (a.,ur., 1 Kased Chaing Option: Output Chais (HPCH tenting) Put Remark Recustor Profiles with bard interface PrinterSec Corporating Data (a.,ur., 1 Kased Statespoor (a.,ur.) Combard Promotions Combard Promotions Combard Promotions Calls Combard Promotions Calls Combard Promotions Calls Combard Promotions Calls Combard Promotions Calls Combard Promotions Calls	D Seerey dd Extern s well
s clock for CI s clock for clock for CI s clock for clock for CI s clock for cloc	LK_IN1.	cts/Nerys/ADDR_Microbiaze_MIG/Hellow_World/H	letione, World spr) - Vivado 2014.3 Re-customize IP Component Hume (@.,ur., 1 feed Clobing Option: Output Clobis (HPCH temps) Put Hereine Put Interface Corp. 2017 (2017) Control Clobing Option: Output Clobis (HPCH temps) Put Interface Control Clobing Option: Output Clobis Put Interface Control Clobing Option: Output Clobis Clobing Option: Output Clobis Clobi	to ceret
A terrer to be the terrer to t	LK_IN1.	cts/Nerys/ADDR_Microbiaze_MIG/Hellow_World/H	letiow, World spr) - Vivado 2014.3 Re-customize IP Corporet Name (@.,ur, 1 Second Diard Others with backs P Interface Corp. 2017 _ 201 Control	dd Extern s well
Source Design Mingold Source Source Design Mingold Source Source Source Design Mingold Source Source S	LK_IN1.	cts/Nerys/ADDR_Microbiaze_MIG/Hellow_World/H	letiow, World spr) - Vivado 2014.3 Re-customize IP Corporet Hume (4, ur., 1 Composet Hume (4, ur., 1 Composet Hume (4, ur., 1 Composet Particles Composet Partic	to been
A Sociel Break Williams	LK_IN1.	tter NersysHDDR, Microbiaze, MIG/Hellow, World/H	letions, World.spr) - Vivado 2014.3 Re-customize IP Component Name (4, sec., 1 Seed Dodrog Optime Output Choice HePOIt Setting Part Research Part Research Dodrog Optime Output Choice HePOIt Setting Part Research Part Research Dodrog Optime Output Choice HePOIt Setting Part Research Part Research Dodrog Optime Output Choice HePOIt Setting Part Research Part Research Dodrog Optime Output Choice HePOIt Setting Part Research Part Research Part Research Dodrog Optime Output Choice HePOIt Setting Part Research Dodrog Optime Op	dd Extern s well
A low to be a set of the set of t	LK_IN1.	tter Margelin tter Margelin Clocking Wizard (5.1) Cocking Wizard (5.1)	letiow, World.spr) - Wixedo 2014.3 Re-customize IP Corporet Hanse (A_ut_1.1 Second Prior for similar interface IP Interface	Ng Summery dd Extern s well OK Cand
A 1990 1990 A 199	LK_IN1.	ctur/VerysHDDR, Microbiaze, MiG/Hellow, World/H cture Manufer Clocking Wizard (5.1) Clocking Wizard (5.1) Cooking Wizard (5.1)	letiow, World.spr) - Vivado 2014.3 Re-customize IP	Ng Summery Add Extern s well OX Cand
A jon (90) A jon	LK_IN1.	cts/NerysHDDR, Microbiaze, MiG/Hellow, World/H cts: Manufer Clocking Wizard (5.1) Clocking Wizard (5.1) Clocking Wizard (5.1) Cocking Wizard (5.1)	letiow, World.spr) - Vivado 2014.3 Re-customize IP	Ng Survey Ad Extern s well OX Card
A 1990 1990 A 1990 1990 1990 1990 A 1990 1990 1990 1990 A 1990 1990 1990 1990 1990 A 1990 1990 1990 1990 1990 1990 A 1990 1990 1990 1990 1990 1990 1990 199	LK_IN1.	ctur/VerysHDDR, Microbiaze, MiG/Hellow, World/H cture Manneter Clocking Wizard (5.1) Cocking Wizard (5.1)	letiow, World.spr) - Vivado 2014.3 Re-customize IP Component Name (A_set_1.1 Sector Code of Orders of Name (A_set_2.1) Sector Code	Ng Summery dd Extern s well OX Cancel Hell, No.
Source: Design "Series. In Series. In S	LK_IN1.	ctur/VerysHDDR, Microbiaze, MiG/Hellow, World/H cture Mannator Cocking Wizard (5.1) Cocking Wizard (5.1) C	letiow, World.spr) - Vivado 2014.3 Re-customize IP Corporent Name (A_set_1.1 See Clobard from Subject Clobar (Herpt Setting) Port Remer Discusses Printer Setting) Setting (Setting) Port Remer Remerile Setting) Setting (Setting) Setting) Setting) Setting (Setting) Setting) Setting (Setting) Setting) S	Ng Survey Add Extern s well OX Card
A jon tob rs clock for Cl A jon tob Comparison of the second s	LK_IN1.	cts/NerysHDDR.Microbiaze,MiG/Hellow,World/H cts/NerysHDDR.Microbiaze,MiG/Hellow,World/H Cocking Wizard (5.1) For dealed on the second secon	letiow, World.spr) - Vivado 2014.3 Re-customize IP Corporent Name (A_set_1) See Code Orders of Name Code Set Set Set Set Set Set Set Set Set Se	Ng Survey Add Extern s well OX Card
Source: Design Unique a	LK_IN1.	ctur/VerysHDDR, Microbiaze, MiG/Hellow, World/H ctur/VerysHDDR, Microbiaze, MiG/Hellow, World/H Cocking Wizard (5.1) For dealed prim For d	letiow, World.spr) - Vivado 2014.3 Re-customize IP Corporet Hume (A_set_1. Sector Down (None Codes (HPC) Setting (Put Humer Noncode Printerforms with loads refer for IP Interfore IP Interfore	Re Good Extern S well OK Cool Height
A jor job A jor job A jor job Control Control Contr	LK_IN1.	cts/NergyADDR_Microbiaze_MiG/Hellow_World/H cts/NergyADDR_Microbiaze_MiG/Hellow_World/H Cocking Wizard (5.1) For dashed pro- For dashed pro- For dashed pro- For dashed pro- For dashed pro- For dashed pro- Example For dashed pro- For dashed pro- Example For dashed pro- For dashed pro	letiow, World.spr) - Vivado 2014.3 Re-customize IP Component hume (A_mit_1) See Code (Code) (Sec) (
Sorrer: Design Utigets Sorrer: Design U	LK_IN1.	ctur/NersyADDR.Microbiaze,MiG/Hellow,World/H ctur/NersyADDR.Microbiaze,MiG/Hellow,World/H Cocking Wizard (5.1) For dashed prim For dashed prim For dashed prim For dashed prim For dashed prim For dashed prim Example For dashed prim For dashed prim Fo	letiow, World.spr) - Vivado 2014.3 Re-customize IP Corporet Hume (A_HL, I Medical Delay Clocks (HPC) temps (Put Humer Machine (A_HL, I) (I) (I) (I) (I) (I) (I) (I) (I) (I) (I)	

microblaze%3Astart)

dt fjow Jook Window 1991 af GF Ng Ng X	Lagant Yew Beb	Hellow_World - [C/vivado	_projects/Nexys4DDR_M	licroblaze_MIG/Hel	low_World/Hel	llow_World.xpr] -	Vivado 2014.3				Q+ feat	hanninde
vigator (C	Block Design_design_1*	0			Re	customite IP						×
	Design _ C L* ×				ric-	custoninge in						-
ject Hanager	9, I B I*	Clocking Wizard (5.1)										A -
Project Settings	- Connectors											
Add Sources	O Nets O Oldorg Wants1.13	Documentation C P Location										
Canguage Templates	9 mdm_1 (Mondhain Didwy Mudule (MDM):12) 9 monoblaze_0 (Mondhain:1.4) 19 microblaze_0 (Mondhain:1.4)	IP Symbol Resource		Component Name	.siz_1							
stegrator	Prat_ck_waz_1_200M (Processor System Reset:5-4)		•	Board Cloding	Options Output	Clocks MMCH Settin	gs PortRenaming Summ	ary				
Create Block Design				The phase is calculate	ed relative to the act	live input dock.	-16					
Den Block Design				Output Clock	Output Freq (Hit	u)	Phase (degrees)	A stand	Duty Cycle (%)	(Autoria	Drives	
Generale Block Design				Fick and	sequested	Actual	Requested	Actual	Requested	Actual	n nc	
ition						-				-		
Smulation Settings				C dk_put2	100.000	1.18	0.000	108	\$2.000	14/18	BUPG	-
Run Sinulation				E de Juid	100.000	14.8	0.000	163	50.000	10.0	BUPG	•
nalysie				dk_put4	100.000	16.2	0.000	144	50.000	11/4	BUPG	•
Open Elaborated Design				E sk. p. t5	100.000	14,14	0.000	101	50.000	34,18	BUPG	•
esia				10 ck.p./6	100.000	1,8	0.000	hijh.	\$5.000	144	BUPG	•
Synthesis Settings				III dk_put7	100.000	N.08	0.000	16,6	\$0.000	14/16	BURG	•
 Rus Synthesis Rus Synthesis 				- Elimenter a	ourse and	Clas	sing Feedback					
Conception of the state of the	A Sources E Design III Signals Doard			- 10 nat crook st	entere		Source		Signaling			
mentation	Book Properties _ D L* ×	-ck_int clk	out1 -	Output Cloc	k Sequence N	under			1 and the second			
Burn Inciencentation	0 dr set 1		hadrad	august.	1		Automatic Con	ea ún-chip	· Sergle-ended			
Open Implemented Design		-reset	ocked -	200,00	1		C Automatic Con	es on chp	C Constantial			
and and Parks of	Name: ck_wiz_1			0,025	1		User Controle	d Chi-Chip				
Bitsbeam Settings	Farent name: design_1			the de	1		User-Controlle	a off-Chip				
Generale Bitstream				0.959	1							
Coen Hardware Hanaper				d.ast.	1							
				Enable Optional Inpo	/s / Outputs		Reset Type					_
				@reset	power_down	input_sk_stopped						
	General Progettes P			There	defectanced		OAtela					
	(control of the last of the l			(e) where			C-Life					-
	To conside											1
	Rrote : <c: hexys4<="" td="" vivedo_projects=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></c:>											
	startgroup											
	andgroup		100									
	set property location (0.5 -73 -141		,.							1.2	1.172	- 201
	X apply_bd_sutomation: Time (s): cpu										ox cr	not

(https://reference.digilentinc.com/_detail/vivado/mig_14.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

4.4) Check the box next to **clk_out2**, then select **clk_out2** output frequency as 200.000 (Mhz) and set **Reset Type** as *Active Low*. The left panel shows a <u>GUI ()</u> representation of the block and its internal settings. Observe that the reset pin will now read as *resetn*. This represents the internal setting for active low.



(https://reference.digilentinc.com/_detail/vivado/mig_15.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-withmicroblaze%3Astart)

4.5) **OK** to finish block automation of Clock Wizard. **Do not select Run Connection Automation yet**.

5. Adding UART IP Block

2 🖻 🖻 🕼 🕫 🐘 🐘 X	🖓 🔈 🕨 🐩 🕲 🐝 🔽 🥥 🖻 Default Layout	a * 冥条飞 句	Rea
Nov Navigator 🐘	Block Design design_1*	X []= Diagram x [% Address Editor x]	00
Project Hanager	A design_1	*** A design_1 + Q_1 Go beginer Assistance available. Bun Connection Automation.	
Add Sources	Governments Governmen	95	
Canguage Templates	@ 9 mdm_1 (MoroBlaze Debug Module (MDM):3.2) @ 9 microblaze_0 (MoroBlaze:9.4)		
IP Integrator	P microblaze_0_local_memory P rst_dk_wiz_1_100M (Processor System Reset: 5.0)	Sardi (Crait Craites)	
Create Block Design		Al LikeT M550 xilms.compasi.jart16502.0 Al LikeT M550 Ann.compasi.jart16502.0 Ann.compasi.jart16502.0	
Cenerate Block Design			
Simulation		(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	
Run Simulation		ē	
TL Analysis		9 4	
inthesis		•	
Synthesis Settings Bun Synthesis			
Den Synthesized Design	👗 Sources 😫 Design 🗰 Signals 📓 Board		
plementation	Book Properties _ C L* ×	x	
 Run Implementation 	• • • • • • • • • • • • • • • • • • •		
Dpen Implemented Design	Name: ck_wiz_1		
Representation of the sector of the secto	Parent name: design_1		
Generate Bitstream			
		Select and press BYTER or drag and drap, ESC to cancel	
	General Properties IP		
	Td Console		- 0 e ×
	create_bd_cell -type ip -vlnv milin endgroup	ing.com:ip:microblase:9.4 microblase_0	^
	set_property location (0.5 -73 -141 est_property location -rule xilinx.co	(i) (get_bd_cells microblase_0) combd_rulermicroblase -config (local_mem "1283" ecc "Home" cache "1683" debug_module "Debug Only" axi_periph "Enabled" axi_into "0" clk "New Clocking Wisard (100 MSs)") (get_bd_co get_bd_context_rulermicroblase -config (local_mem "1283" ecc "Home" cache "1683" debug_module "Debug Only" axi_periph "Enabled" axi_into "0" clk "New Clocking Wisard (100 MSs)") (get_bd_context_rulermicroblase -config (local_mem "1283" ecc "Home" cache "1683" debug_module "Debug Only" axi_periph "Enabled" axi_into "0" clk "New Clocking Wisard (100 MSs)") (get_bd_context_rulermicroblase -config (local_mem "1283" ecc "Home" cache "1683" debug_module "Debug Only" axi_periph "Enabled" axi_into "0" clk "New Clocking Wisard (100 MSs)") (get_bd_context_rulermicroblase -config (local_mem "1283" ecc "Home" cache "1683" debug_module "Debug Only" axi_periph "Enabled" axi_into "0" clk "New Clocking Wisard (100 MSs)") (get_bd_context_rulermicroblase -config (local_mem "1283" ecc "Home" cache "1683" debug_module "Debug Only" axi_periph "Enabled" axi_into "0" clk "New Clocking Wisard (100 MSs)") (get_bd_context_rulermicroblase -config (local_mem "1283" ecc "Home" cache "1683" debug_module "Debug Only" axi_periph "Enabled" axi_into "0" clk "New Clocking Wisard (100 MSs)") (get_bd_context_rulermicroblase -config (local_mem "1283" ecc "Home" cache "1683" ecc "Home" cache "Home"	ells microblaze_0]
	<pre>del (apply_bd_automation: Time (s): opu atartgroup </pre>	j = 00:00:07 ; elapsed = 00:00:06 . Hemory (MD): peck = 662.527 ; gain = 32.762	
	× endproup	winiowerinnere (blinne) onto-remotione (neb) onto-remotionererinised (no-on) onto-verilise (mission) onto-verilisee (sofisionerine) onto-verilisee (sofisionerine)	rejons) constantant
	C Time a Tril commond here		>
	Tcl Console O Messages Stop A Report	arts Design Runs	
.3) This will rindow on t	l add a UART block he Host-PC and the	k to the existing design. We need a UART controller to communicate between the e Nexys Video hardware.	e termina
🔓 Diagram 🗙 🔣 Ad	ldress Editor ×		
🛛 Å design_1 🔸			
🗔 Designer Assist	tance available. Run Connection Automa	ation	
			^
<u>}</u>		microblaze_0 microblaze 0 local memory	
	ANI LINE IN CONTRALIPT		
Č I			
R 1	s_axi_areach interrupt	MAXLACH B	
	AXI Uartite		
	MCVCM MCM424		
E '		mdm_1 microblaze. 0 axi seroh	
		microblase_0_axi_perch microblase_0_axi_perch microblase_0_axi_perch	
z ``		mdm_1 microblase_0_axi_perph microblase_0_axi_perph microblase_0_axi_perph Descu_070_AV microblase_0_axi_perph Londbrase_0_axi_perph microblase_0_axi_perph Microblase_0_axi_perph microblase_0_axi_perph	
	.L	mdm_1 microbiase_0_axi_perph microbiase_0_axi_perph microbiase_0_axi_per	
	Me	mdm_1 microbiase_0_axi_perph microbiase_0_axi_perph microbiase_0_axi_perph bbsa_sSt_And [1]:ani bccoBiase behop Nocite (MDN) microbiase_0_axi_perph	
	Me	morbiase, 0, axi, perph morbiase, 0, axi, per	
	Me	microbiaze, 0, axi, jergth microbiaze, 0, axi, jergth mi	
王 章 章 章 で 意 る の の の の の で で で 。 で う で の の の の の の の の の の の の の の の の の	Mc	nicrobiaze, 0, axi, jergh microbiaze, 0, axi, j	
王 御 御 で 美 の の の の の の	Mc	Indim_1 Indoxus, c_0, axi, perph Indoxus,	
1 第 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Mc	ndm_1 mcoblaze, 0, axi, pergh mcoblaze, 0, a	
	Mc	ndm_i mcoblaze, 0, axi, pergh mcoblaze, 0, a	
王 章 章 章 子 子 子 合 合 句 儿 正	.L	ndm_1 mcoblare.0, axi, perph mcoblare.0, axi, perph	
E ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■	Me		
■ * * * * * * * * * * * * * * * * * * *	Me	nordiaze 0, aci, perph modulaze 0, aci, perph modula	
E K Y K K K K K K K K K K K K K K K K K	Mc	nom_i mcoblaze_0,axi,errph mcoblaze_0,axi,	
	мс	ndm, i mcoblaze, 0, axi, perph mcoblaze, 0,	

6. Running Connection Automation for the First Time

6.1) Now select the **Run Connection Automation** from the *Designer Assistance* bar message prompt. This will open up the Run Connection Automation window. Select the **ext_reset_in** as shown. A description of the interface will be shown along with available signal options. Select **reset** as the board part interface.



microblaze%3Astart)

6.2) Now **select** all available connections and click **OK**. Completing this step will connect all the IP blocks that have been added and customized up to this point. In addition to performing auto-connection of available IP blocks, a new IP block called **microblaze_0_axi_periph** will be added to our design. Two signal pins **reset** and **sys_clock** will be added as well. The pin signals point to the right indicating that they are inputs to the clock wizard block (clk_wiz_1) and reset clock wizard block (rst_clk_wiz_1_100M).

Notice that the **resetn** input pin and the **clk_out2** output pin on the **clk_wiz_1** block is not connected to any valid signal. We will manually connect just the **resetn** pin to the **reset** signal. The **clk_out2** pin will be manually connected later. **Do not select Run Connection Automation at this point**.



(https://reference.digilentinc.com/_detail/vivado/mig_21.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

6.3) Manually connect the signal pin **reset** to the **resetn** input of the **clk_wiz_1** block. There your cursor pointer on the **resetn** input and you should see the cursor change into a graphical representation of a pen. Drag and drop anywhere on the **reset** signal line.



6.4) The manual connection will be highlighted. Do not select Run Connection Automation at this point.



microblaze%3Astart)

7. Adding and Customizing Memory Interface Generator IP Block

7.1) The MIG (Memory Interface Generator) will be the final IP block we will add in our design. Click **P Add IP** and search for "Memory Interface Generator", then double click the result to add it to our block design.





microblaze%3Astart)

L		Hellow_World - [C:/vivado_projects/Nexys	4DDR_Microblaze_MIG/Hellow_World/Hellow_World.xpr] - Vivado 2014.3		- 5
He Edit Plaw Tools Window	Layout Yew Help			Q+ Search comma	inde
2 🔄 🗄 🖬 🖛 🗟 🐘 🗙	😂 🔈 🖢 🐂 🚳 🐝 ∑ 🧿 🗏 Defailt Layout	- X & X & D			Rea
Sow Newigator 00	Block Design_design_1*				
A II #	Design CI L ^a ×	Je Diagram X M Address Editor X			00
Project Hanaper	Q.I	+] 🔺 design_1 +			
Project Settings	Sesign_1 A	Co Designer Assistance available. But Dick Automation B	un Correction Automation		
Add Sources	Interface Connections	05			
V Language Templates	Nets				
P Critico	- T dk_Hz_1_boked - T mdm 1 debug sys rst	(Q)			
IP Integrator	TI microblaze_0_Ck	0			
🌋 Create Block Design	- T relet_1	<u>Q</u>			
Den Black Design	- 12 rat_sk_wiz_1_100M_interconnect_aresetn	A	Rue Block Automation	121	
n Gerwrate Block Design	C rst_ck_wiz_1_300M_peripheral_aresets	-	Non-Drock Platoniation	axi wartite 0	
Simulation	exijuartite_0 (Att Uartite:2.0)	Automatically make connections in your design by checking the bo	xes of the blocks to connect. Select a block on the left to display its configuration options on the right.	4	
Smulation Settings	dk_wiz_1 (Cooking Witard:S. 1) ==== dk.m1	a lo faith man bas dachad		a si adk	
Run Simulation	- a de outi		Description	al ani, aresetn kterrupt -	
RTL Analysis			Connect Board Part Interface to MIG IP.	Axt Hartite	microbl
> 🎒 Open Eliborated Design	mdm_1 (HicroBlaze Delive Hodule (HDH)(3.2)		Instance: /nig_7series_0		
Synthesis	9 moroblaze_0 (Moroflazer/8-4)		Options	-0-INTERRUPT	
O Synthesis Settings	I microbiaze_0_local_memory		Board_Fart_Interface: DDR2_JDRAM		licro
Fus Synthesis				-Reset	
> 😥 Open Synthesized Design	👗 Sources 😸 Design 🗰 Signals 📓 Doard	E			
Implementation	Book Properties _ D L* ×				MicroB
Implementation Settings	+ + 20 2				
Run Implementation	9 mig_7series_0				
> Der Inglemented Design	Name: vig Zheries 0				mdm
Program and Debug	Parent name: design_1				MEDER.
Bitstream Settings					Debug_S
1 Generate Ditstream				Mkro	Blaze Debug
> Den Hardware Hanager					
					CR_WL
				evel -	-ch_int C
					-resetn C
	General Properties P	¢			>
	Td Cansole				- 0 2 ×
	T undo				1
	THFO: [Common 17-17] undo 'connect be	inet -net [get_bd_nets reset_1] [get_bd_ports re	set] [get_bd_pins clk_wis_1/resets]*		
	11 startgroup		(the second sec		
	<pre>create_bd_cell -type ip -vinv miling.</pre>	commitpinig_Taeries:2.2 mig_Taeries_0			
	set_property location (0.5 117 148)	[get_bd_cells mig_7series_0]			
	set_property location (1 203 201) (ge	t_bd_cells mig_7series_0]			
	e				,`
	Type a Til comoral here				

(https://reference.digilentinc.com/_detail/vivado/mig_26.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-

microblaze%3Astart)

7.4) When the MIG block automation is run, you will see this specific error message [BD 41-1273]. You can ignore this for now. It will not affect your design in any way. The MIG block will be configured as per the board support files that have been downloaded for Nexys Video. Click **OK** to dismiss this message. You will find the MIG IP block now has additional input and output pins which have to be connected to valid signals.



8. Running Connection Automation for the Second Time



(https://reference.digilentinc.com/_detail/vivado/mig_28.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-withmicroblaze%3Astart)

8.2) Select only the mig_7series_0 in the connection automation list. Do not select Microblaze section in this step. Click **OK**.



microblaze%3Astart)



9. Second Manual Connection





10. Make DDR3 Signal External

10.1) The MIG block should read **mig_7series_0**. Place your cursor on this symbol || next to the **DDR3+** port name. Your cursor will change to look like a pencil. Right click here and in the drop down list select **Make External** or left click on || and use the keyboard shortcut, "*Ctrl+t*".



10.2) This will create a new output port connection labeled as DDR3.





11. Validate Design



11.1) Select 😺 Validate Design. This will check for design and connection errors.

https://reference.digilentinc.com/learn/programmable-logic/tutorials/nexys-video-getting-st... 2/18/2017



12. Creating HDL System Wrapper

12.1) As highlighted in this step, right click on *design_1* and select **Create HDL Wrapper**. Let Vivado manage the wrapper.



https://reference.digilentinc.com/learn/programmable-logic/tutorials/nexys-video-getting-st... 2/18/2017



13. Generating Bit File

13.1) In the **Flow Navigator** panel on the left, under **Program and Debug** select the **Generate Bitstream** option. If you haven't already saved your design, you will get a prompt to save the block design.



(https://reference.digilentinc.com/_detail/vivado/mig_40.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

13.2) The bit file generation will begin. The tool will run **Synthesis** and **Implementation**. After both synthesis and implementation have been successfully completed, the actual bit file will be created. You will find a status bar of Synthesis and Implementation running on the top right corner of the project window.



(https://reference.digilentinc.com/_detail/vivado/mig_41.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-withmicroblaze%3Astart)

13.3) After the bitstream has been generated, a message prompt will pop-up on the screen. You don't have to open the Implemented Design for this demo. Just click on **Cancel**.



microblaze%3Astart)

14. Exporting Hardware Design to SDK

14.1) On the top left corner of the window, from the tool bar click on **File** and select **Export Hardware**. This will export the hardware design with system wrapper for the Software Development Tool - Vivado SDK. **Make sure the generated bitstream is included by checking the box**.



microblaze%3Astart)

14.2) A new file directory will be created under **Hello_World.SDK** similar to the Vivado hardware design project name. Two other files, *.sysdef* and *.hdf* are also created. This step essentially creates a new SDK Workspace. If you browse to the location on the drive where the Vivado project has been created, you will see that new folders have been created under SDK. See TCL Console message in the screen capture below. Now that the design has been exported to Software Development Kit (SDK) tool, the next step will be to launch the SDK tool.



microblaze%3Astart)

15. Launching SDK

15.1) Go to **File** and select **Launch SDK** and click **OK**. The SDK file created local to the Vivado design project location will be launched. The hand-off to SDK from Vivado is complete.

	The second se		
ni filmigator «	Project Manager melow_World		
		E Project Summary x	
Project Hanager		synthesis 2	Implementation
Project Settings Add Sources Language Templates P Language Templates P Statulog P Satulog P Satulog Castel Block Design	(I) = 0.42 designsLerenger (single_Lerenger) (I) H = Constants (Iii) H = Constants (I) H = Constants (I)	Message: ∲22/samoto Hensige: ∲22/samoto Hent: schologi24-1 Stellege: <u>Knolsischologi26</u>	Tatus: √ Complete Messages: U Disservice Part: xx2000003214: Partige: Usada.Defendention.Defaults Decementari complete Seminary Route Status
Copen Block Design		DRC Violations *	Timing - Post Implementation
 Generate Block Design Smulation Smulation Run Simulation Run Simulation Analysis Open Elaborated Design 		Sumary: © Certon © Cotton wantige © Instantige © Sathennes	Work Negative Stad (MMG) L L29 ns Todal Register Stadi (MMG) One Number of Prink protocols 1 Todal Analement of Prink processor 27528 Indeterminist Trimes Report Stadies Network Prink Pr
Sunthana	Hierarchy IP Sources Libraries Comple Order	Launch SDK	Post Synthesid _ Post-Implementation
O Synthesis Settings	A Sources P Templates	Utilization - Foot Incidentiation Laurch tofbure development tool.	Power
Constructions Constructions Constructions Constructions Constructions Constructions Constructions Constructions Construction Constructions Constructions Constructions Constructions Constructions Constructions Constructions	<u>+</u> → <mark>10</mark> 1;	Resource Collarion Collarion <thcollarion< th=""> Collarion <thcollarion< th=""> <thcolarion< th=""> <thcola< td=""><td>Total On-Chip Preser: 0.982 W Janction Temperature: 25.5 °C Themail Harger: 55.5 °C (22.8 %) Effective Child 45.°C W Howare scaled to off-tot device: 6.5 % Ordeforce level: Line</td></thcola<></thcolarion<></thcollarion<></thcollarion<>	Total On-Chip Preser: 0.982 W Janction Temperature: 25.5 °C Themail Harger: 55.5 °C (22.8 %) Effective Child 45.°C W Howare scaled to off-tot device: 6.5 % Ordeforce level: Line
		Post-Synthesis Post-Implementation	Summary On-Chip
	Horowst Total (17,100 10-201) Mercensing 77 spectroscole Total (17,100 10-201) Mercensing 77 spectroscole Total (17,100 10-201) Mercensing 77 spectroscole Total (10,100 10-201) Mercensing 70 spectroscole Total (10,100 10-201) Mercensing (10,100 10-201) Total (10,100 10-201) Mercensing (10,100 10-201) Total (10,1	veifind ny "CrAllinar/Vivado/2014.J/data/ip"- 0 Y CrAllinar/Vivado/2014.J/data/ip"- 0 Y ChAllow_Nerid/Hellow_Nerid.au y ChAnellow_Nerid/Hellow_Nerid.au Nelaws_UCS/Hellow_Nerid.Hellow_Nerid.suna/impl_l/design_Lwrapper.syndef Ci/Vivado_projects/Hea	- D i yelCCR_ULISTENIESE_ULISTRELIG=_World.v6L/design_1_veruper.htf
	Tel Console O Messages Glag O Reports D Design Runs		

microblaze%3Astart)

16. Inside SDK for Vivado

16.1) A new window for SDK will open. The HW design specification and included IP blocks are displayed in the *system.hdf* file. SDK tool is independent of Vivado, i.e. from this point, you can create your SW project in C/C++ on top of the exported HW design. If necessary, you can also launch SDK directly from the SDK folder created in the main Vivado Project directory.

Now, if you need to go back to Vivado and make changes to the HW design, then it is recommended to close the SDK window and make the required HW design edits in Vivado. After this you must follow the sequence of creating a new HDL wrapper, save design and bit file generation. This new bit file and system wrapper must then be exported to SDK.

Since we do not have any HW design edits at this point, we will proceed with creating a software application to display Hello World.



(https://reference.digilentinc.com/_detail/vivado/mig_46.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

16.2) On the left corner of the main SDK window, you will find the *Project Explorer* panel. Notice that there is a main project folder under the name **design_1_wrapper_hw_platform_0**.

design_1 is the name of your block design created in Vivado. This hardware platform has all the HW design definitions, IP interfaces that have been added, external output signal information and local memory address information.

Say if at this point, you have closed SDK, made edits to your existing hardware design, and exported your design to SDK then after launching the SDK tool, you will find a new hardware platform called: **design_1_wrapper_hw_platform_1** in addition to the old HW design i.e. **design_1_wrapper_hw_platform_0**.

the cold source netactor inavigate search project Allink room han wi									
3 • 🕅 🛞 🔘 9 • % • 🗞 🏭 🗑 🖬 🖬 🖉 • 😡 • 🤇 • 🤇 •	\$•0•4••	ମୁ କଣ୍ଡୁ କଙ୍କୁ ଜ	5 * Q * B					Quick Access	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Project Explorer III Getign_1_wrapper_hw_platform_0 Reducing 1_bettag	design_1_wrapper_hw_platform_0 I	lardware Plat	form Specific	ation			- 0	E Outline II (Make Target An outline is not available.	8
g system.hdf	Design Information								
	Target FPGA Device: 7a100t Created With: Vivado 2014.3 Created On: Mon Dec 00 16:44:58 2014								
	Address Map for processor microbiaze_0								
	axi, uartite, 0 microbilaze, 0, local_memory, climb, bram, if, cette microbilaze, 0, local_memory, ilmb, bram, if, cette mig_?teries, 0 mig_?teries, 0	0x40600000 0x 0x00000000 0x 0x00000000 0x 0x80000000 0x	x4060ffff x00007fff x00007fff x87ffffff x87ffffff						
	IP blocks present in the design								
	axi_mem_intercon_m00_couplers_auto_cc axi_mem_intercon_s00_couplers_auto_us axi_mem_intercon_s01_couplers_auto_us axi_mem_intercon_xbar	axi_clock_converter axi_dwidth_convert axi_dwidth_convert axi_crossbar	er 2.1 ter 2.1 2.1						
	axi_uartite_0	asi_uartite	2.0						
	mdm_1	mdm	3.2						
	microblaze_0_local_memory_dimb_bram_if_cntlr	Imb_bram_if_cntir	4.0						
	microblaze_0_local_memory_dlmb_v10 microblaze_0_local_memory_ilmb_bram_if_cntlr	Imb_v10 Imb_bram_if_cntir	3.0						
	microblaze_0_local_memory_ilmb_v10 microblaze 0 local_memory_imb_bram	lmb_v10 bik mem gen	3.0						
	mig_7series_0 rst_clk_wiz_1_100M rst_mig_7series_0_81M	mig_7series proc_sys_reset proc_sys_reset	2.2 5.0 5.0						
	Denview								
Target Connections 32	🐮 Problems 💠 🔗 Tasks 🕒 Console 🥅 Prog	erties 🎤 Terminal	1		⊽ ⊡	D SOK Log 2			
Local (default)	0 items					14:14:59 D	FO : Processing command line option	-hwspec C:/vivado_projects/Nex	ys400R_Hicroblaze_
Je Auto Discovered	Description	Resource	Path	Location	Туре	14:15:05 D	iFO : Launching XSOB server: xsdb.ba	t -s C:/Xilinx/SDK/2014.3/scrip	rts/xsdb/xsdb/xsdb-
						_			

(https://reference.digilentinc.com/_detail/vivado/mig_47.jpg?id=learn%3Aprogrammable-logic%3Atutorials%3Anexys-video-getting-started-with-microblaze%3Astart)

17. Creating New Application Project in SDK

17.1) Go to **File** in the main tool bar and select **New Application Project**. A new project window will pop up. Give your SDK project a name that has no empty spaces as shown below. Make sure the *Target Hardware* is the correct hardware design. In our case, it will be *design_1_wrapper_hw_platform_0*.

If for example, you also have another hardware design in the *Project Explorer* window, then you will also see this design name in the Target Hardware drop down selection list.

Since we only have one hardware design design_1_wrapper_hw_platform_0 this will be our target hardware. Select Create New under Board Support Package. The tool will automatically populate the Board Support Package name to match with the give project name.

Click Next.

	9-0-4-C 37-	88 198 21 • 40 • 44	6.6.B					Quick Access	E US C/C++
Project Explorer II	in system.hdf 🖂							An outline is not available.	
design_1_bd.tcl	design_1_wrapper_hw_platfo	orm_0 Hardware Pl	atform Specificat	ion					
system.hdt	Design Information								
	Target FPGA Device: 7a100t Created With: Vivado 2014.3		New Pro	ject	- • ×				
	Address Map for processor microbla:	Create a managed make	application project.		6				
	a microblaze_0_local_memory_dlmb_b microblaze_0_local_memory_ilmb_b	Project name: display,	helio_world						
	mi	Use default location	rojects/Nexys4DDR_Micro	oblaze_MIGUHellow_V	o Browse				
	IP blocks present in the design	Choose file sy	ntem: default \vee						
	axi_mem_intercon_m00_couplers_aut axi_mem_intercon_s00_couplers_auto axi_mem_intercon_s01_couplers_auto	Hardware Platform:	design_1_wrapper_hw_pl	atform_0	v New				
	ai (rem, rinecos, bas ai (urefita) context microbias, 6, local (remove), dink, bi microbias, 0, local (remove), dink, bi microbias, 1, local (remove), dink, bi rt, cK, vic, 1, 1000	Processor:	microblaze_0		¥				
		Target Software							
		OS Platform	standalone		~				
		Board Support Packag	e Create New dis	play_hello_world_bsp		\mathcal{L}			
		0	< Back Next >	Finish	Cancel				
	Overview								
Target Connections 🛙 🥔 🖉 🗆 🗆	🖹 Problems 💠 🕢 Tasks 🗐 Console	💷 Properties 🗬 Termi	inal		~ • O	SDK Log 🕸			📭 🖬 👘
Local (default)	Ditems Description	Resource	Path	Location	Туре	14:14:59 INFO : Processing c 14:15:05 INFO : Launching XS	ommand line option 00 server: xsdb.bat	<pre>-hwspec C:/vivado_projects/Nexys t -s C:/Xilinx/SOK/2014.3/scripts</pre>	400R_Microblaze_f s/xsdb/xsdb/xsdb-r
						×			

microblaze%3Astart)

18. Selecting Hello World Application from available templates

		C/C++ - design_1_wrapper_M	w_platform_0/system.hdf -	Xilinx SDK		-
Edit Source Refactor Navigate Search Project Xilina Tools Kun Wine	Sow Help		4			Chick Stream
	Producted 12	N III III III III III III III IIII III				St Outline 12 @ Make Tainet
Jesign_1_wrapper_hw_platform_0	design 1 wrapper by platf	orm 0 Hardware Platform Spa	cification			An outline is not available.
design_1_bd.tcl	design_1_mapper_nm_place	onn_o naraware riacioni spe	circution			
	Design Information	_				
	Created With: Vivado 2014.3	R 1	ew Project			
	Created On: Mon Dec 08 16:	Templates		G		
	Address Map for processor microbla	Create one of the available templates to application project.	generate a fully-functioning			
		Available Templates:				
	microblaze_0_local_memory_dlmb_bi microblaze_0_local_memory_ilmb_bi	Peripheral Tests	Let's say 'Hello World' in C.	~		
	mi	Empty Application	_			
	m	WP Echo Server				
	IP blocks present in the design	Memory Tests RSA Authentication App				
	axi_mem_intercon_m00_couplers_aut	SREC Bootloader Xilkernel POSIX Threads Demo				
	axi_mem_intercon_s01_couplers_auto	Zymg DRAM tests				
	axi_mem_intercon_xbar	zynd raor				
	clk_wiz_1					
	mdm_1 microhlana 0					
	microblaze_0_local_memory_dimb_be					
	microblaze_0_local_memory_dlmb_v1					
	microblaze_0_local_memory_ilmb_v1					
	microblaze_0_local_memory_Imb_bra					
	nt_clk_wiz_1_100M	L				
	rst_mig_7series_0_81M					
		(?) < Back	Net > Finish	Cancel		
		-				
	Overview					
Target Connections 🔅 🥔 🖓 🖓 🗇	🗄 Problems 🕸 🙆 Tasks 🖾 Consol	e 🛄 Properties 🖑 Terminal		~ ~ 0	SDK Log 💠	B
Local (default)	0 items	Barource Path	Location Turn		14:14:59 INFO : Processing command line option 14:15:05 INFO : Launching XSOB secure: with ha	-hwspec C:/vivado_projects/Nexys4DOR_Microl t =s C:/Xilinx/SDK/2014_%/scrints/wsdb/wsdb
		newarke Peur	cocation 199	•	service and the service service service	
					¢	

18.2) After completing the previous step, you will see two new folders in the *Project Explorer* panel. **display_hello_world**, which contains all the binaries, .c (C Source) and .h (Header) files, and **display_hello_world_bsp**, which is the board support folder. **display_hello_world** is our main working source folder. This also contains an important file shown here which is the *lscript.ld*. This is a Xilinx auto generated linker script file. Double click on this file to open.

ै • 🔄 😳 🖄 । 🖻 • 🐐 • 👬 ኛ 都 🔳 🖬 🖬 • 🚳 • 💕 • 💕 • 🚱	O - Q - ×	1111 11 - 前 - 12	· • • • • •	5			Quick Access	1 R C/C++		
Project Explorer 🕮 📄 😨 🖤 🖤 🗇 🗖	in system.hdf						🗆 🔡 Outline 💠 🛞 Make Target			
[# design_1_wrapper_hw_platform_0 [] design_1_bd.tcl	display_hello_world_bsp Board	Support Package					An outline is not available.			
ligi system.hdf ≠ ∰ display,hello,world > ∰ Binaries	Modify this BSP's Settings Re-generate B	SP Sources								
> 🔊 Includes	Target Information									
> 🔄 Debug	This Board Support Package is compiled to r	an on the following targe	e.							
 Melloworld.c Melloworld.c Melloworld.c 	Hardware Specification: C/wivado_projects Target Processor: microblaze_0									
 A platform.c A platform.b 	Operating System									
N Iscipt.id	Board Support Package OS.									
display_hello_world_bsp	Name: standalone									
BSP Documentation	Version: 4.2									
> is microblaze_0	Description: Standalone is a simple, low	-level software layer. It p	rovides access to be	isic processor featu	es such as caches, int	terrupts and exceptions as well as the basic features of a hosted				
waterne system.mss	environment, such as stan Documentation: standalone vil 2	Sard input and output, p	rofiling, abort and e	xt.						
	And the second s									
	Peripheral Drivers									
	Drivers present in the Board Support Package									
	ani_uarti	te_0 uartite Docut	nentation Import D	amples						
	microblaze_0_local_memory_dlmb_bram_if	ontir bram Docum	nentation Import D	amples						
	microblaze_0_local_memory_ilmb_bram_if	ontir bram Docut	nentation Import D	amples						
	mig_/ser	es_0 mig_7series Docum	nentation							
	Libraries									
	Libraries present in the Board Support Package.									
	county preservation of events support racks	10								
	No libraries in the Board Support Package									
	Overview Source									
Target Connections 🕮 🍰 🕹 🖓 🖓 🖓	🐮 Problems 🕮 🕢 Tasks 🗳 Console 📖	Properties 🍠 Terminal			7 B (D SDK Log 20		🔒 🕞 " 🗆		
Local (default)	Description	Recounter	Dath	Location	Tune	14:14:59 INFO : Processing command line opt 14:15:05 INFO : Launching XCD second: well	ion -hwspec C:/vivado_projects/Nexy	s400R_Microblaze_1 ~		
	Description	Resource	Patri	Location	type	THESE AND I CANCELING ADD SERVERT ASSO		.s/ xsoo/ xsoo/ xsoo-:		
						<		>		

microblaze%3Astart)

19. Verify Linker Script File for Memory Region Mapping

19.1) In the linker script, take a look at the **Section to Memory Region Mapping** box. If you did the *Make DDR3 External* step then the target memory region **must** read **mig_7series_0**.

Scroll down to check if this applies to all rows. If for any region it does not say **mig_7series_0**, then click on the row under the **Memory Region** column and select **mig_7series_0**.

Image: System.hdf Image: System.hdf	• ~ • ■ 1 ± • ₽	- to to to +	4					-1
' 🗆 👔 system.hdf 🔒 system.mss	1-						Quick Access	📑 🗟 C/C++
	S Iscript.Id 23					- 0	St Outline 33 Make Target	- 0
Links Coint Issist Id							An outline is not available.	
Available Memory Versions								
Available Memory Regions						^		
Name		Base Address	Size		Add Memory			
microblaze 0 local memory ilmà	bram if ontir microblaze 0	0x0000050	0x00007F80					
mig_7series_0		0x80000000	0x08000000					
Stack and Heap Sizes								
Stack Size 0x400								
Heap Size 0x400								
Section to Memory Region Mappi	ng .							
[
Section Name	Memory Region							
tet	mig_7series_0							
init	mig_7series_0							
fini	mig_7series_0							
.ctors	mig_7series_0							
dtors	mig_7series_0							
Jodata	mig_/series_0							
statise	mig_rseries_v							
data	mig 7series 0							
.00t	mig 7series 0							
(pot)	mig 7series 0							
.got2	mig_7series_0							
.eh_frame	mig_7series_0							
jer	mig_7series_0							
.gcc_except_table	mig_7series_0							
.sdata	mig_7series_0							
abss	mig_7series_0							
Adata	mig_7series_0							
.tbss	mig_7series_0							
Jos	mig_/series_0							
neap	mig_/series_0							
JARROK	mig_/series_v							
						×		
Summary Source								
° 🗆 🚉 Problems 💠 🕢 Tasks 🗳 Co	nsole 🗔 Properties 🖑 Ter	minal		7 B	D SDK Log 🕸			🖪 🕞 🗆
0 items					14:14:59 INFO	: Processing command line option	-hwspec C:/vivado_projects/Nexys4	DOR_Nicroblaze_! ~
Description	Resource	e Fath	Location	Type	14:15:05 10/0	: Launching ASUB Server: XSBD.Da	t -s ci/xilink/sok/2014.3/scripts/	x500/x500/x500+!
								~
					<			>
	Name microblace, 0, local, memory, links microblace, 0, local, memory, links Stack and Horp Store Section Name Intel and Ann and data aptil aptil	Norme microbitas, Q, Soci, memory, Jink, Jiam, J, orth, microbitas, Q, microbitas,	Name Base Address Stack and Hang-Stars 00000000 Stars 000000000 Stars 0000000000000 <t< td=""><td>None Base Addees Sixe microblase, Dical, emergi, inh, basm, JL, onti, Dical, emergina, inh, and an emigration, Dical, and an emigration, Di</td><td>Name Base Address Sire microblast, Dical, emergy, Inth, Ham, M, Crith, microblast, D, D0000000 D0000000 Stack and Hang Stars Base Address D0000000 D0000000 Stack and Hang Stars Base Address D0000000 D0000000 D0000000 Stack and Hang Stars Base Address D0000000 D0000000 D0000000 Stack and Hang Stars Base Address Base Address D0000000 D0000000 D0000000 Start and Hang Stars Base Address Base Address D0000000 D00000000 D0000000 <td< td=""><td>Nime microbites, b, cel, menzy, indu, tenty, fund; microbites, b, Bask Address Size Monotobies, b, cel, menzy, indu, tenty, fund; microbites, b, Add Memory. Suck and Haps Size Haps in: Address Size Address Bask Size Address Add Memory. Suck and Haps Size Haps in: Address Size Address Size Address Add Memory. Suck and Haps Size Haps in: Address Size Address Size Address Add Memory. Suck and Haps Size Haps in: Address Memory Region microbies, b, is a constant in the microbies, b, is</td><td>None Bask Address Sire microphane 0.0000000 0.0000000 Stack and Heap Stars 0.0000000 0.0000000 Start and Heap Stars 0.0000000 0.0000000 Stare max and phone 0.0000000</td></td<><td>Image: Spring: Sprind: Spring: Spring: Spring: Spring: Spring:</td></td></t<>	None Base Addees Sixe microblase, Dical, emergi, inh, basm, JL, onti, Dical, emergina, inh, and an emigration, Dical, and an emigration, Di	Name Base Address Sire microblast, Dical, emergy, Inth, Ham, M, Crith, microblast, D, D0000000 D0000000 Stack and Hang Stars Base Address D0000000 D0000000 Stack and Hang Stars Base Address D0000000 D0000000 D0000000 Stack and Hang Stars Base Address D0000000 D0000000 D0000000 Stack and Hang Stars Base Address Base Address D0000000 D0000000 D0000000 Start and Hang Stars Base Address Base Address D0000000 D00000000 D0000000 D0000000 <td< td=""><td>Nime microbites, b, cel, menzy, indu, tenty, fund; microbites, b, Bask Address Size Monotobies, b, cel, menzy, indu, tenty, fund; microbites, b, Add Memory. Suck and Haps Size Haps in: Address Size Address Bask Size Address Add Memory. Suck and Haps Size Haps in: Address Size Address Size Address Add Memory. Suck and Haps Size Haps in: Address Size Address Size Address Add Memory. Suck and Haps Size Haps in: Address Memory Region microbies, b, is a constant in the microbies, b, is</td><td>None Bask Address Sire microphane 0.0000000 0.0000000 Stack and Heap Stars 0.0000000 0.0000000 Start and Heap Stars 0.0000000 0.0000000 Stare max and phone 0.0000000</td></td<> <td>Image: Spring: Sprind: Spring: Spring: Spring: Spring: Spring:</td>	Nime microbites, b, cel, menzy, indu, tenty, fund; microbites, b, Bask Address Size Monotobies, b, cel, menzy, indu, tenty, fund; microbites, b, Add Memory. Suck and Haps Size Haps in: Address Size Address Bask Size Address Add Memory. Suck and Haps Size Haps in: Address Size Address Size Address Add Memory. Suck and Haps Size Haps in: Address Size Address Size Address Add Memory. Suck and Haps Size Haps in: Address Memory Region microbies, b, is a constant in the microbies, b, is	None Bask Address Sire microphane 0.0000000 0.0000000 Stack and Heap Stars 0.0000000 0.0000000 Start and Heap Stars 0.0000000 0.0000000 Stare max and phone 0.0000000	Image: Spring: Sprind: Spring: Spring: Spring: Spring: Spring:

(https://reference.digilentinc.com/_detail/vivado/mig_51.jpg?id=learn%3Aprogrammable-logie%3Atutorials%3Anexys-video-getting-started-withmicroblaze%3Astart)

19.2) Back in the Project Explorer, double click and open helloworld.c under the src folder.

src stands for source.

the second beauty	Desired Wiley Taols Due Wind	In the	C/C++ - display_hello_world/src/h	elloworld.c - Xilinx SDK				- 8 ×
·	I I I I · II · II · II · II	\$. 0 . Q . X	• 🗾 🖩 🗐 • 🍦 • 💠 🔶 • 🗘 • 🖯				Quick Access	1 1 1 1 C/C++
Project Explorer 33	8 🏘 🔺 🖉 🖬	👔 system.hdf 🙀 system.mss 🏌	kcript.ld			° 0	🐉 Outline 💠 💿 Make Target	
(g) designinspec_hu_glatform_C (g) designidesign_idesign_ (g) system.hds > \$\vec{c}{c}\$ feasible world > \$\vec{c}{c}\$ featible world.c		Copyright (C) 2009 - 2014 (0/* * helloworld.c: simple test This application configur *57 UWAT (Arma) is not in boot (Arma) is not in to application configures it i usar Type Baup Bate	<pre>kiling, Jnc. All rights reserved.] application es UWAT 18558 to baud rate 9600. hitalized by this application, since to baud rate 15200</pre>			^	13 stáis h 12 platform.h 10 print(char*) : void ● main() : int	∃ /½ ≷ √° ♥ ₩
Betterm.config.h G platterm.c Betterm.h		<pre>uartni550 9600 uartlite Configurabl ps7_uart 115200 (con '/ #include (stdio.h) iinclude "platform.h"</pre>	e only in Hú design figured by <u>bootrom/kap</u>)					
Makefe		<pre>void print(char *str); @int main() { init_platform(); print("Null isoridin(r") return 0; }</pre>						
Terror Connections 12	£ 2º = 0	C Problems 22 @ Tasks Console	🗆 Propertias 🖉 Terminal	7 0 0	SDK Log 32	×. >		
Tayot Connections 10	£ 2° ° 0.	C Problems 32 (@ Tasls) @ Console Description	Propertia 5 th Terminal Resource Path	v = Location Type	50KLeg 22 14:14:59 DMPO : 14:15:05 DMPO :	Processing command line option Launching XXOB server: xxdb.bat	-husper C://Livado_projects/Ne -s C:/XLlivs/SOK/2014.3/scri	xys4008_riicroblaze_/ ts/xsdb/xsdb/xsdb-r
Target Connections 22 Local Merkeld Auto Discovered	\$ \$ " D	C Problems 22 @ Tasks @ Console Decorption *	Properties (3 th Teminal Resource Path	v = D	SORLeg 22 14:14:55 IM/0 : 14:15:05 IM/0 :	> Processing command line option Leunoling XXOB server: ssB.Lat	-hospe: Ci/vivad.groject/No - = Ci/Xilan/960/2014.J/vcJ	vys400Lyttereblase./ sys400Lyttereblase./
Trept Connections Si ↓ Encil Method() Acto Discovered	0 = ق ع	C Potters II Tats Console Oten Description	Properties g ^{rea} Terminal Resource Path	v = Lecation Type	50K Log 11 34:14:59 TMYO : 34:15:05 TMYO :	Processing command line option Launching XDB server: xsBb.bat	-bopec Cr/vlvado_projects/me -> Cr/Xllav/D072804.3/scrl	nystáčki, fulicioblaza, j http://sabi/sabi/sabi-r

20. Programming FPGA with Bit File

20.1) Make sure that the Nexys Video is turned on and connected to the host PC with the provided micro USB cable. Then click on the Program FPGA button to open the Program FPGA window. Make sure that the *Hardware Platform* is selected as design_1_wrapper_hw_platform_0.

In the software configuration box, under *ELF File to Initialize in Block <u>RAM</u>()* column, the row option must read **bootloop**. If not, click on the row and select **bootloop**.

Now	click	on	Program.
-----	-------	----	----------

(b) (c) (Investat	heldworkde, II [] rights reserved.] o baud rate 9600. is application, since Program and the ILF files that resi tation [design_l_smapper.htm.gh design_l_smapper.htm.gh design_l_smapper.htm.gh Eucli design_l_smapper.	n FPGA de in BRAM memory efform_0 v Efform_0 v Efform_0 e	New Bere Bere Bere Bere Bere Bere Bere Be		~ o	E Outine II @ Make Tayet	⊟ 72 वि रे वि
d d ² = □ 2 Proteinen 11 de Tests © Cer 2 tens Description	nsole 🖾 Properties 🔊 Reso	terminal Path	Location T	ypt	B) SOK Log 32 14:14:59 3MP0 14:15:05 3MP0	: Processing command line option : Launching X300 server: Xsdb.bat	-huspec Ci/vivado_projects// -s Ci/Kilinx/SOK/2014.3/sci	exys400R_Hicroblace ipts/xsdb/xsdb/
	<pre>#</pre>	<pre># unit Constant in the second of the second in the second of the se</pre>	# 20 ***********************************	<pre>#</pre>	<pre># unit of the set of the set</pre>	<pre># dellow:1d.c: single text application "" # dellow:1d.c: si</pre>	<pre># L² == term ti e term time term tiget term toget</pre>	<pre>vide print (built of the subject start star</pre>

microblaze%3Astart)

21. Run Configuration Settings for STDIO Connection

21.1) After the FPGA has been successfully programmed with the bit file, from the *Project Explorer* panel, right click on the **display_hello_world** project folder which has been highlighted in the screen capture below. At the bottom of the drop down list, select **Run As** and then select **Run Configurations**.

The Run Configurations window is divided into two main sections. In the left panel, under Xilinx C/C++ application(GDB), select **display_hello_world.elf**. *Note: In case you see display_hello_world Debug instead of display_hello_world.elf in this step, you can still run it without any issues.* On the right side of this window, you will see five main tabs. Select the **STDIO Connection** tab.

		<pre>\$\$ * Q * Q * \$ system.hdf</pre>	xtem.mss 🕅 Iscript.lc 2009 - 2014 Xilinx,	d Ch Inc. Al	S • S • • • • • ♂ eleveridic © 1 rights reserved.]				Quick Access	⊟ /2 × √ • ₩
isplay_hello_world	Run Configurations					<pre>patrorm.n print(char*): void</pre>				
 b) b) Includes b) Debug c) Social Statement 	Create, mana	ge, and run configurati	ions			P			• main() : int	
 Relation config.h 		8 🐌 *	Name: display_hello_wor	rid.elf						
 A platform.c A platform.b 	type filter text		Target Setup	Application	Y STDIO Connection K Profile Options Common					
Beltom.h Beltom.h Beltom.h Beltom.h Beltom.h Beltom.h BSP Documentation beltom.nond.bsp beltom.nond Makefile Makefile	C/C+- C C/C E Louio Remo Targe	Application Remote Application h Group te ARM Linux Application Communication Frames C/C=+ application (GOB)	Debug Type: Standalons Connection: Local Device: Auto Dete	ect	n Debug v V New Select		•			
	🛵 de	play_hello_world.elf	Hardware platform:	dering 1 ive	anner by platform 0					
			Processor	microhlara	appendiation ()					
			Ritstaam File	dependent h		erh Romanne				
			Initialization film	Gentineaux.	·	who former				
						runa erowsea				
			Reset Processor Program FPGA Run ps7_init	> F. 1.2 0	ammary of operations to be performed plowing operations will be performed before launching the debugger. Reset processor. //www.do_projects/Nexys400R_Microblaze_MIG/Hellow_World'Hellow_ /gr_hello_world.Debug/display_hello_world.eff will be downloaded to t	World.sdk\dis he processor	•			
	< Filter matched	K Apply Revent Filter matched 7 of 10 Rems Rum Close			Apply	Revert				
	•									
								~		
Turnet Connections 12	2 IO 10	🖲 Bushlama 🧟 Taska	Canada II E Banan	utice 🔳 To		Entites 12				
Local Jeleviat	de de U	cterminated diglay,hel Process STDIO not c If you'd like to se	<pre>workset is in more lo_workset Dilms C/C+ ap onnected to console. e UART output in this</pre>	pplication (<pre>mmmm</pre>	14:14:59 INFO 14:15:09:00 INFO 15:09:28 INFO	: Processing co : Launching XSD : PPGA configur : Processor res	mmand line option = 0 server: xidb.bat ed successfully with et is completed for	huspec C:/vivado_projects. -s C:/Xilinx/SDX/2014.J/sc histatream "C:/vivado_pro microblaze_0	Nexys400R_Microblee ripts/xs80/xs80/xs80 jects/Nexys400R_Micro
		۲			×`	¢				3
display_hello_world										

22. COM Port Selection for STDIO Connection

22.1) Change Port name to the correct UART port. You can find the Communication Port Name/Number under *Device Manager* \rightarrow *Ports(COM & LPT)*. The communication port will show up as **USB Serial Port (COM X)** where X is the port number for your PC. For me it showed up as *COM4*. Select *Baud* Rate as **9600**.

Have the Connect STDIO to Console box checked. If you have it unchecked like shown below, connection will not be established. Make sure this box is checked. Now click on **Apply** and **Run**.

ile Edit Source Refactor Navigate Search Project XilinxTools	Run Window Help	C/C++ - XIIIIX SDK		- 0
3 • 🗟 🖄 🗠 🗞 • 🐐 🐐 🕷 🕷 🖬 🖬 🕥 🔹	× 🖞 • 🚳 • 🛃 • @ • 🌣 • O • Q • 2	A • 1 0 5 2 • 4 • 4 • 4 • d • d		Quick Access 📰 🛛 😨 C/C+
Project Explorer 32 Poject Explorer 32 Gesign_1_wrapper_hw_platform_0 Gesign_1_kello_world		Sciptid @ helloworkdc St Xilinx, Inc. All rights reserved.		Cutine ಔ ④ Make Target Page № % ● ##
 Statistics Sincludes 	t bulloweld or simila tool	Run Configurations	×	platform.h print(char*): void
> 🧽 Debug > 🍰 sic > 🏙 display_hello_world_bsp	Create, manage, and run configurati	ons		e main() : int
	C 🗎 🗶 🖻 🐌 •	Name: display.helio.world.elf		
	1	(● Target Setup	mon	
	 C/C+- Application C/C Remote Application Launch Grup Remote APPL Linux Application Target Communication Farmework Xilmx C/C+- application (GDB) display_hello_world.eff 	Connect STDP 0s Censole Peet: COM4 ✓ BAUD Rate: 9500 ✓		
	K Sternatobel 7 of 10 kems		Apply Revet	
	3		Run Close	
				• ·
Target Connections 22	19 - Controle 22 Tarks Controle 22	Properties @Terminal 1 = 26 We In a COM of Control - Control	SDK Log 22	
🙏 Local Medand) - De Auto Discovered	<pre>stemmanded duply_buble_workid file Process STDID ont connected to c If you'd like to see UAAT output</pre>	a.CC splotten (COB) Clumeds projects/MonyaDOR_Microbias_MiCrobias_MiCrobias_MiCrobias_Microbias_Microbias constr. . In this console, please modify STDID settings in the Run/Debug con	16:15:52 10/0 : Processing command J 16:15:55 10/0 : Anexhing for happed 16:15:55 10/0 : Anexhing SXOB served 16:16:15:51 10/0 : Anexhing in the served ser	<pre>iem option -hospec Clvicade_project/NewpidEd_NEvroims_ iem optiona_iem_iem_iem_iem_iem_iem_iem_iem_iem_iem</pre>
	c	, v	٢	>

23. Display Hello World Output on SDK built-in console window

	C/C++ - Xilinx SDK				- 0
Edit Source Refactor Navigate Search Project XilinxTools Run Win	dow Help				
· M @ @ @ • % • # @ @ M M M M M M M M M M M M M M M M M	3 · C · C · S · C · C · C · C · S · A · A 回 回 回 · N · S · S · C · C · C · C			Quick Access	21 B) C/C
nget fa ljeve II Georga J., vergeet ver jaletom, (S dage, jaletomet verget verget men S dage, jaletomet verget verget men S dage verget verget verget men S dage verget ver	<pre>(D) prenet d) yournes</pre>			20 Cutine SI (1) Make Target SI statish SI platform.h (+) prat(char); visid • main() int	
Farmet Connections 32	Terminal 1 = 30 % Second 20 Properties	SDK Leg 22			
↓ Iscal [default]	Eterminated: Staylog, Julio, workf.elf (200e; C/C++ application (2001) Chinada, projects/HoyaBOR, Microbios; MID Hellow, Workf. In 11:0: Nor 14	16:19:28 INFO 16:20:39 INFO 16:21:23 INFO 16:22:25 INFO 16:22:25 INFO 16:22:25 INFO 16:22:25 INFO 16:22:25 INFO 16:26:19 INFO 16:28:25 INFO	: Processor reset is completed for Processor reset is completed for Proc	<pre>r microblaze_0 r microblaze_0 t microblaze_0 t microblaze_0 r microblaze_0 r microblaze_0 r microblaze_0 r microblaze_0</pre>	jects/Hexys4DDR_HLcro
	۲	<			

23.1) "Hello World" will be displayed on the Console tab as shown below.

24. Optional Step using Tera Term Terminal Emulator

Refer to this link http://en.wikipedia.org/wiki/Tera_Term (http://en.wikipedia.org/wiki/Tera_Term) to know what Tera Term is. You can download and install Tera Term from this link http://ttssh2.sourceforge.jp/index.html.en (http://ttssh2.sourceforge.jp/index.html.en) 24.1) Before establishing a serial connection with Tera Term, make sure that in SDK, the **Connect STDIO** box under the *STDIO Connection* tab in *Run Configurations* is unchecked.

Establish a serial connection with the correct communication port inside Tera Term.

Go to *SDK* Run Configurations \rightarrow Apply and Run.

Tera Term will work as a Console by displaying the output.

Notice that inside the built-in console window of SDK, there is a message displayed that reads *Port COM4 is already in use* indicating that the *COM4* port is in use by Tera Term.

· · · · · · · · · · · · · · · · · · ·		- C - C - D - D - D - A - A - D - D - D - D	An Andre		Out the second	mg 1991 -	-
			0+0+1B		QUICK ACCES		C++
Project Explorer SE		<pre>(in yotenviet) (in the yotenviet) (in the output (in the outp</pre>	rvef.[] 88. 5 Since En COM45600baud - Tera Term VT - 5 File En Setup Central Window Help 10 2027		22 Outine 21 (* Make Tappet 19 stolech 29 philiparty - Nobl 20 mainty - No	日 <i>花黄</i> 水。	
Target Connections 32	\$ 1º = D	🐮 Problems 🔄 Tasks 📴 Console 🗵 💷 Properties 🐉 Terminal 1 🔳 🞉	월 🔓 🔐 🖅 🥶 😁 🕶 🗂 🗐 SOK Log 🕮			🖬 🖬	•
↓ Local (default) > ᢙ Auto Discovered		stemminated-display,bells,wold.ad[OlinxCC++application(GDB]]Cluivade_ Port CDH4 is already in use.	projects/NexysIDDR_Microbiaze_MIG/Hellow_World) 612213513 612222351 1612422451 161242452 161242452 161242452 161242452 161242452 161242452 161242452 16124252 1612452 16125552 16125552 16125552 16125552 16125552 16125552 16125552 16125552 16125552 16125552 161255552 1612555555 16125555555555	IFO : Processor reset is completed fi IFO : Processor reset is comp	or microblaze_0 or microblaze_0 or microblaze_0 or microblaze_0 or microblaze_0 or microblaze_0 or microblaze_0 or microblaze_0 th bitstream "C:/vivado_pro: or microblaze 0	jects/Nexys400R_MA	rol

microblaze%3Astart)

Program

learn (https://reference.digilentinc.com/tag/learn?do=showtag&tag=learn), programmable-logic

(https://reference.digilentinc.com/tag/programmable-logic?do=showtag&tag=programmable-logic), tutorial

Forum

(https://forum.digilentinc.com)

(https://reference.digilentinc.com/tag/tutorial?do=showtag&tag=tutorial), nexys-video (https://reference.digilentinc.com/tag/nexys-video? do=showtag&tag=nexys-video), microblaze (https://reference.digilentinc.com/tag/microblaze?do=showtag&tag=microblaze)

Subscribe to our Newsletter

First Name			
Last Name			
Email Address			
	Sul	bmit	
Our Partners	Help	Customer Info	Company Info
Xilinx University	Technical Support	 Videos 	• About Us

(https://youtube.com/user/digilentinc)(https://store.digilentinc.com/

pageid=26)

(https://store.digilentinc.com/partne	rs Refference Wiki	FAQ	 Shipping &
• Technology Partners	(https://reference.digilentinc.com) Contact Us (https://store.digilentinc.com/contact	(https://resource.digilentinc.com/ve Store Info :t-(https://store.digilentinc.com/store-	rif Retarns (https://store.digilentinc.com/ returns/)
 (https://store.digilentinc.com/techno partners/) Distributors (https://store.digilentinc.com/our- distributors/) 	slogy/)	info/)	 Legal (https://store.digilentinc.com/ Jobs (https://store.digilentinc.com/ Internships (https://store.digilentinc.com/

Connect With Us





https://reference.digilentinc.com/learn/programmable-logic/tutorials/nexys-video-getting-st... 2/18/2017



Testing axi_uartlite with Lec17.c

Test the axi_uartlite in SDK with the given Lec17.c

Adding LEDs GPIO





Run Connection Automation and Export to SDK then use the Lec17_v2.c to test the GPIO LEDs