

Table 1–1. Custom Instruction Architectural Types, Application & Hardware Interface

Architectural Type	Application	Hardware Interface
Combinatorial	Single clock cycle custom logic blocks	<code>dataa[31..0]</code> , <code>datab[31..0]</code> , <code>result[31..0]</code>
Multi-cycle	Multi clock cycle custom logic block of fixed or variable durations	<code>dataa[31..0]</code> , <code>datab[31..0]</code> , <code>result[31..0]</code> , <code>clk</code> , <code>clk_en</code> , <code>start</code> , <code>reset</code> , <code>done</code>
Extended	Custom logic blocks that are capable of performing multiple operations	<code>dataa[31..0]</code> , <code>datab[31..0]</code> , <code>result[31..0]</code> , <code>clk</code> , <code>clk_en</code> , <code>start</code> , <code>reset</code> , <code>done</code> , <code>n[7..0]</code>
Internal Register File	Custom logic blocks that access internal register file for input and/or output	<code>dataa[31..0]</code> , <code>datab[31..0]</code> , <code>result[31..0]</code> , <code>clk</code> , <code>clk_en</code> , <code>start</code> , <code>reset</code> , <code>done</code> , <code>n[7..0]</code> , <code>a[4..0]</code> , <code>readra</code> , <code>b[4..0]</code> , <code>readrb</code> , <code>c[4..0]</code> , <code>writerc</code>
External Interface	Custom logic blocks that interface to logic outside of the NIOS II processor's data path	Standard custom instruction signals, plus user-defined interface to external logic.