


IBM Almaden Research Center

Storage Class Memory, Technology and Use





Agenda

- Introduction
- Storage Class Memory Technologies
- Using Storage Class Memories in Systems
- Impact on Systems



Definition of Storage Class Memory SCM

A new class of data storage/memory devices

-many technologies compete to be the 'best' SCM

SCM features:

- –Non-volatile (~ 10 years)
- -Fast Access times (~ DRAM like)
- -Low cost per bit more (DISK like by 2015)
- -Solid state, no moving parts

SCM blurs the distinction between

- -MEMORY (fast, expensive, volatile) and
- -STORAGE (*slow, cheap, non-volatile*)



Some Terminology Clarification

SCM = Storage Class Memory

- -SCM describes a *technology*, not a *use*
- -FLASH is an early example of SCM

NVRAM = Non Volatile RAM

- –SCM is one example of NVRAM
- -Other NVRAM types: DRAM+battery or DRAM+disk combos

SSD = Solid State Disk

Use of NVRAM for block oriented storage applications



Criteria to judge a SCM technology

Device Capacity

[GigaBytes]

Closely related to cost/bit

[\$/GB]

- Speed
 - -Latency (= access time) Read & Write [nanoseconds]
 - -Bandwidth Read & Write

- [GB/sec]
- Random Access or Block Access
- Write Endurance= #Writes before death
- Read Endurance= #Reads " -
- Data Retention Time [Years]
- Power Consumption [Watt]



Even more Criteria

Reliability (MTBF) [Million hours]

Volumetric density [TeraBytes/liter]

Power On/Off transit time [sec]

Shock & Vibration [g-force]

Temperature resistance [°C]

• Radiation resistance [Rad]

~ 16 criteria! This makes the SCM problem so hard



System Targets for SCM

Billions!









Desktop X




Datacenter





SCM Design Triangle




Power!



Storage Class Memory

A solid-state memory that **blurs the boundaries** between storage and memory by being **low-cost**, **fast**, and **non-volatile**.



SCM system requirements for Memory (Storage) apps


- No more than 3-5x the Cost of enterprise HDD
- (< \$1 per GB in 2012)

- <200nsec (<1 µsec) Read/Write/Erase time
- >100,000 Read I/O operations per second
- >1GB/sec (>100MB/sec)
- Lifetime of $10^8 10^{12}$ write/erase cycles
- 10x lower power than enterprise HDD



Emerging Memory Technologies

Memory technology remains an active focus area for the industry






Research interest

Papers presented at

- Symposium on VLSI Technology
- **IEDM** (Int. Electron Devices Meeting)





Industry interest

in non-volatile memory

2001

When the same throughout the same the Seventers and the Seventers and Se





Adding the about the control of the

INTERNATIONAL

TECHNOLOGY ROADMAD

2006

| Company | Comp

when the sales of the sales of



Use support from the Common Co

And COAST on the Coast of the C

A TRANSPORT OF THE PROPERTY OF THE PROPERT



Delta process anniche de composition de la composition del la composition de la composition del la composition del la composition della composition del la composition della c

If V), The remains that of our MMS measures are be quite legan—in constantion we require measures of the contract of the contr


The space of difference between the arriver some contract of their electricity in triple studies are supported by the space of the property of

beautiful before-behavior benevity in these from entirepring although proposition to stay administration among a final from entirepring although proposition to stay administration and the entire proposition of the entire proposition and the entire proposition and the entire proposition and the entire the en





A
Appendix
Area Na 2 3 3 2 3 3 2 3 3 2 3 4 3 3 4 3
25.70 261 167 267 267 267 27
25.20 18 18 18 18 18 18 18 1
March Marc
bill bill MIR cities one No. 10m 10m 20m 10m
100 200
Fig. 200 circ in the transport of the control of th
The SHE time time IS only only only only only only only only
The 1865 AND
No. 2000 28 28 12 12 13 16 8-4 59-23 1850 25
printing 2018 is in 12 27 in in 42-42 27-11 in a
Bad 366 21 21 12 21 21 21 21 24 33 14 15 3
proble 2010 10 10 10 12 12 12 20 27-1 -10 -0
Now 2005 to a ten to ten ten ten ten ten ten ten
THE 28S ST ST 20T 20T 20T 20T 20T 20T 20T 20T MINE
Comments Commen






Cari Estrare	- Jav	Manufacting	Januaries Jina
171K 124K(R)			
TY C 00			
TIN	FO CHIMM	TORRE	* seconds
	Flash Memory	Non-votable	> 16 years
	60606	Non-voletile	r Wysers
	Engineered Funnel Barrier Menory		
	Part T Memory	Non-votable	> years
	EXX	Visitella	

		is for Energing Money Deni	w
Percelorate PET Minorio		Experient physics of speciation, this missionly has policially and making in-	Epine Indiana of Rang- Famoulactic country, Managing FE, capacito, nor Application Country
Prijmer Samony		New resistants structure, promising characteristics,	PM is different from Bill. memory it complet of Marin
Depletalement memory	OUT	If does not Bit any of the application categories	Small returning time, slow with, high post about you
French to taker	.007	E became a motore probleminal technology	Not presented to PICS shapes in 2001 CICA
POV	OUT	Elecate shotes problems improbay	Parameter in the 1985 PER

	Tebbs 37	New Series	Ingraesi Tend Broke	Persolana 707	anied and Projects Institut Testings	Police	Malana
		Constituting (A)	Newy	Massey	Geografiancy	Near	Nameto
langa kintenim		Charge in Soring pre	Charge on Stating pers	Name of the last o	Militar	Terkom	Terlanen
Col. Emmi		- 17	- 17		223.64.00	275.60	177.6.2
Derivitpe		17 Secretary of 27 Section Section 1	Codes Society	TET with TE pro-	1908 1500bcogo 170 tening 170 blade jake	MINDOIN	Diethine
Person Staff	National report	- Was	- Winn	- Was	- Was	- 100	- 100 mm
	Disposit.	Z-88	24450	24430	No.	Hitta	
	Department	Man (A)	Nec.	-10-per [1]	135 ma [7]	28 ye (V)	Xvar (4)
		28"	100		108*	107	207
Gillian	Investor	LOF	2750	- 0	10(5)	10	- OF
	Deserved	167(0)	Corp san	Descripsible	Decreamentalia	Color Set HINDAGE	Description
	Name (MODE)	- Gla	-1144	- The	-Ste	-014	-171 m
Mot Zine							
	- Marketonia	243	240	200,00	14470	-36 to \$50	
	Name (NOTE)	Lycther	Lychter	Application	Application	Agains	Application
FEIN	Investor	Lychian	inet()	11m(8)	-Cha(F)	Tot home	-English
	Department	E 1-10-10 2 10-20 m EQ	Calle D	Nu Li	2009	-NepQ	-HE [AC]
	Name of the least	- 18 y	⊃By	Xilly	-10g	⊃By	>By
Section 2016	Investoral	>87	>87		787	Tire burners	Ten proper
		Of Sec. 3	>075	17.69-00	1576	Frank (1)	Zandnijk
Propos	Name of the least	100	>00	>80	100	>00	>80
	Incurrent	100	1604	>800	10034	1004	>004
	(Marketon)	KIND	391,75	1003755	100.51	108500	30 (0
Prov.	Name repaint	Application	Application	Application beyondest	Aplanta apadra	Application September	Application
Committee in	HURSE.	11100	178	-07(3)	-63523	100,000	1136
	No. more	400	DG.	H)Q	634V95	+600	-K17738
Best	No. report	13	23	33	-625753	23	217897
Garage II	Separation 1	1190	118	109	4710	100	51138
	No. record	Application	Approxim	Anticolog (remains)	Antonia bender	Application (mended	Applicate
Pro-Lory	Income	933	0.60	9100	0.055	Tot keeps	2000
050	Department	36156	210 M	Description	384438	0.012	Designation
Crowns		Award winter of the better one better	-36	Principality son- deductive and sal	Securitaria Securitaria		

THE INTERNATIONS TRANSPORT PROPERTY OF EMPLOYMENT PROPERTY OF



www.itrs.net




Candidate device technologies


- Improved Flash
- FeRAM (Ferroelectric RAM)
 - FeFET
- MRAM (Magnetic RAM)
 - Racetrack memory
- RRAM (Resistive RAM)
 - Organic & polymer memory
- Solid Electrolyte
- PC-RAM (Phase-change RAM)



What is Flash?



Floating Control gate Memory
Gate e e e drain



- Based on MOS transistor
- Transistor gate is redesigned
 - Charge is placed or removed near the "gate"
 - The threshold voltage V_{th} of the transistor is shifted by the presence of this charge
 - The threshold Voltage shift detection enables non-volatile memory function.




voltage

FeRAM (Ferroelectric RAM)

ferroelectric material

such as lead zirconate titanate (Pb(ZrxTi1-x)O) or PZT

metallic electrodes



Remanent charge

CFE

Qs


CFE

Qr

O"

Coercive

need select transistor – "half-select" perturbs




- perovskites (ABO₃) = 1 family of FE materials
- destructive read → forces need for high write endurance
- inherently fast, low-power, low-voltage


Saturation charge


first demonstrations ~1988



MRAM (Magnetic RAM)











- density of DRAM
- speed of SRAM
- non-volatility




[Gallagher:2006]

Magnetic Racetrack Memory

a 3-D shift register



- Data stored as pattern of magnetic domains in long nanowire or "racetrack" of magnetic material.
- Current pulses move domains along racetrack
- Use deep trench to get many (10-100) bits per 4F²







Magnetic Race Track Memory S. Parkin (IBM), *US patents* 6,834,005 (2004) & 6,898,132 (2005)

RRAM (Resistive RAM)

- Numerous examples of materials showing hysteretic behavior in their I-V curves
- Mechanisms not completely understood, but major materials classes include
 - metal nanoparticles(?) in organics
 - could they survive high processing temperatures?
 - oxygen vacancies(?) in transition-metal oxides
 - forming step sometimes required
 - scalability unknown
 - no ideal combination yet found of
 - low switching current
 - high reliability & endurance
 - high ON/OFF resistance ratio
 - metallic filaments in solid electrolytes







IBM

Solid Electrolyte

Resistance contrast by forming a metallic filament through insulator sandwiched between an inert cathode & an oxidizable anode.

- Ag and/or Cu-doped
 Ge_xSe_{1-x}, Ge_xS_{1-x} or Ge_xTe_{1-x}
- Cu-doped MoO_x
- Cu-doped WO_x
- RbAg₄I₅ system





Advantages

- Program and erase at very low voltages & currents
- High speed
- Large ON/OFF contrast
- Good endurance demonstrated
- Integrated cells demonstrated

Issues

- Retention
- Over-writing of the filament
- Sensitivity to processing temperatures (for GeSe, < 200°C)
- Fab-unfriendly materials (Ag)




Candidate device technologies

- Improved Flash
 - little improvement expected in write endurance or speed
- FeRAM commercial product but difficult to scale!
 - FeFET old concept, with many roadblocks
- MRAM commercial product, also difficult to scale!
 - Racetrack memory new concept w/ promise, still at point of early basic physics research
- RRAM few demos showing real CMOS integration
 - Organic & polymer memory temperature compatibility?
- Solid Electrolyte shows real promise if tradeoff between retention & overprogramming can be solved...
- PC-RAM (Phase-change RAM)




History of Phase-change memory

- late 1960's Ovshinsky shows reversible electrical switching in disordered semiconductors
- early 1970's much research on mechanisms, but everything was too slow!










Density is key



effective areal density.

Device	Critical feature-size F	Area (F²)	Density (Gbit /sq. in)
Hard Disk	100 nm (MR width)	0.5	125
DRAM	90 nm (half pitch)	8.0	10
NAND (2 bit)	90 nm (half pitch)	3.0	26
NAND (1 bit)	73 nm (half pitch)	4.7	26
Blue Ray	210 nm (λ /2)	1.5	12




Phase-Change Nano-Bridge


Prototype memory device with ultra-thin (3nm) films – Dec 2006




- 3nm * 20nm → 60nm²
 ≈ Flash roadmap for 2013
 - → phase-change *scales*
- Fast (<100ns SET)</p>
- Low current (< 100μA RESET)</p>



W defined by lithography
H by thin-film deposition




Current scales with area





[Chen:2006]




Multi-level phase-change memory 30














Micro-Nanoscale Decoder






- **Sub-lithographic feature** is selected by moving depletion across the fine structure
- Modulating signal brought in by lithographically-defined lines
- Fins down to **sub-20 nm** have been addressed



[Gopalakrishnan:2005]

3-D stacking

- Stack multiple layers of memory above the silicon in the CMOS back-end
- NOT the same as 3-D packaging of multiple wafers requiring electrical vias through-silicon



- Issues with temperature budgets, yield, and fab-cycle-time
- Still need access device within the back-end
 - re-grow single-crystal silicon (hard!)
 - use a polysilicon diode (but need good isolation & high current densities)
 - get diode functionality somehow else (nanowires?)

Paths to ultra-high density memory

At the 32nm node in 2013,

MLC NAND Flash

(already M=2 → 2F²!)

is projected* to be at...

density product

2x 43 Gb/cm² → 32GB

if we could shrink $4F^2$ by...

4x 86 Gb/cm² → 64GB

e.g., 4 layers of 3-D (L=4)


16x 344 Gb/cm² → 256GB e.g., 8 layers of 3-D, 2 bits/cell (L=8,M=2)

64x 1376 Gb/cm² → ~1 TB e.g., 4 layers of 3-D, 4x4 sublithographic (L=4,N=4²)

* 2006 ITRS Roadmap



If you could have SCM, why would you need anything else?






In comparison...

	Flash	SONOS Flash	Nanocrystal Flash	FeRAM	FeFET
Knowledge level	product	advanced development	development	product	basic research
Smallest demonstrated cell	4F ² (2F ² per bit)	4F² (1F² per bit)	16F ² (@90nm)	15F ² (@130nm)	_
Prospects forscalability	poor	maybe (enough stored charge?)	unclear (enough stored charge?)	poor (integration, signal loss)	unclear (difficult integration)
fast readout	yes	yes	yes	yes	yes
fast writing	NO	NO	NO	yes	yes
low switching Power	yes	yes	yes	yes	yes
high endurance	NO	poor (1e7 cycles)	NO	yes	yes
non-volatility	yes	yes	yes	yes	poor (30 days)
MLC operation	yes	yes	yes	difficult	difficult

	IBM Research					IBM
	MRAM	Racetrack	PCRAM	RRAM	solid electrolyte	organic memory
Knowledge level	product	basic research	advanced development	Early development	development	basic research
Smallest demonstrated cell	25F ² @180nm		5.8F ² (diode) 12F ² (BJT) @90nm		8F² @90nm (4F ² per bit)	_
Prospects for	poor (high currents)	unknown (too early to know, good potential)	promising (rapid progress to date)	unknown	promising (filament-based, but new materials)	unknown (high temp- eratures?)
fast readout	yes	yes	yes	yes	yes	sometimes
fast writing	yes	yes	yes	sometimes	yes	sometimes
low switching Power	NO	uncertain	poor	sometimes	yes	sometimes
high endurance	yes	should	yes	poor	unknown	poor
non-volatility	yes	unknown	yes	sometimes	sometimes	poor
MLC operation	NO	yes (3-D)	yes	yes	yes	unknown



How does SCM compare to existing technologies?





Challenges with SCM

Asymmetric performance

- -Flash: writes much slower than reads
- –Not as pronounced in other technologies

Write endurance


- -Many SCM technologies "wear out" on writes
- -Flash is an example

Bad blocks

- Devices are shipped with bad blocks
- Blocks wear out, etc.



SCM: Flash Storage Design





Write endurance

- In many SCM technologies writes are cumulatively destructive
- For Flash it is the program/erase cycle
- Current commercial flash and SCM varieties
 - -Single level cell (SLC) → 10⁵ writes/cell
 - –Multi level cell (MLC) → 10⁴ writes/cell
 - -PCM → ~10⁸ writes/cell
- Wear leveling




Fill-times and Life-times of SCM devices

$$T_{\text{fill}} = C/B$$
 (Fill Time)

= time to write all C Bytes, given bandwidth B

 $T_{fill} \sim 1$ sec for DRAM, $\sim 10,000$ seconds for disks



Without any wear-leveling, $T_{life} = T_{fill}$ = very bad

(Perfect) Wear-leveling improves T_{life} by Write Endurance Number E




Lifetime model (more details)

- S are system level management 'tools' providing an effective endurance of E' = S(E) = E
 - E is the Raw Device endurance and
 - E* is the effective Write Endurance


S includes

- -Static and dynamic wear leveling of efficiency q < 1
- -Error Correction and bad block management
- –Overprovisioning
- -Compress, de-duplicate & write elimination...
- -E* = E * q * f(error correction) * g(overprovisioning) * h(compress)...
- -With S included, $T_{life}(System) = T_{fill} * E^*$






- Frequently written data logs, updates, etc.
- Maintain a set of free, erased blocks
- Logical to physical block address mapping
- Write new data of free block
- Erase old location and add to free list.





- Infrequently written data OS data, etc
- Maintain count of erasures per block
- Goal is to keep counts "near" each other
- Simple example: move data from hot block to cold block
 - -Write LBA 4
 - $-D1 \rightarrow 4$
 - -1 now FREE
 - $-D4 \rightarrow 1$





Paths Forward for SCM

- direct disk replacement with SCM packaged as a SSD
- PCle card that supports a high bandwidth local or direct attachment to a processor.
- PCIe connected drawer that provides a large scale sharable storage system
- design the storage system or the computer system around SCM from the start



SCM module 'Specs' in 2020


SCM modules may be block oriented storage devices

Capacity	1 TB	
Read or Write Access Time	<1 us	
Data Rate	>1GB/s	
Sustained transaction rate	200,000 IOPS	
-1us + 4K / 1GB/s = 5us		
Sustained bandwidth	800MB/s	
-4KB/5us = >800MB/s		




Basic 2020 Storage Package

- Nonvolatile memory first level package (FLP) (think DIMM)
- FLP controller works in concert with other FLP controllers to manage performance, reliability and power
 - modules checked by controller
 - Redundancy across first level package
 - Detects and attempts to resolve failures
 - Wear leveling
- 16 modules
 - 1 TB → 16 TB
 - $-800 \text{ MB/s} \rightarrow 12.8 \text{ GB/s}$
 - 200 kIOPS → 8 MIOPS





2020 SCM Storage System Package






Power & space in the server room

The cache/memory/storage hierarchy is rapidly becoming the **bottleneck for large systems**.

We know how to create MIPS & MFLOPS cheaply and in abundance, but **feeding them with data** has become the performance-limiting and most-expensive part of a system (in **both \$ and Watts**).



Source IDC: 2006, Document # 201722, "The Impact Of Power and Cooling On Data Center Infrastructure", John Humphreys, Jed Scaramella

Extrapolation to 2020



5 million HDD

- 16,500 sq. ft. !!
- 22 <u>Mega</u>watts

R. Freitas and W. Wilcke, *Storage Class Memory: the next storage system technology* –to appear in "Storage Technologies & Systems" special issue of the IBM Journal of R&D.




Results of Extrapolation

Compute centric

Data centric

	disk	SCM	disk	SCM
Devices	1.3 M Disks	406 K modules	5 M Disks	8 K modules
space	4500 sq.ft.	85 sq. ft.	16,500 sq.ft.	12 sq. ft.
power	6,000 kW	41 kW	22,000 kW	1 kW




Disk ≡ SCM






Memory/Storage Stack Latency Problem





SCM in a large System





Shift in Systems and Applications



Cost & power constrained

Main Memory:

- Paging not used
- Only one type of memory: volatile
- Active data on disk
- Storage: Inactive data on tape
 - SANs in heavy use
 - Compute centric

Applications:

 Focus on hiding disk latency

DRAM – SCM – Disk – Tape

- Much larger memory space for same power and cost
- Paging viable
- Memory pools: different speeds, some persistent
- Active data on SCM
- Inactive data on disk/tape
- DAS ??
- Data centric comes to fore
- Focus on efficient memory use and exploiting persistence



Summary


- SCM in the form of Flash and PCM are here today and real. Others will follow.
- SCM will have a significant impact on the design of current and future systems and applications



Questions




- Frequently written data logs, updates, etc.
- Maintain a set of free, erased blocks
- Logical to physical block address mapping
- Write new data of free block
- Erase old location and add to free list.



(animated)




- Frequently written data logs, updates, etc.
- Maintain a set of free, erased blocks
- Logical to physical block address mapping
- Write new data of free block
- Erase old location and add to free list.






- Frequently written data logs, updates, etc.
- Maintain a set of free, erased blocks
- Logical to physical block address mapping
- Write new data of free block
- Erase old location and add to free list.






- Frequently written data logs, updates, etc.
- Maintain a set of free, erased blocks
- Logical to physical block address mapping
- Write new data of free block
- Erase old location and add to free list.






- Frequently written data logs, updates, etc.
- Maintain a set of free, erased blocks
- Logical to physical block address mapping
- Write new data of free block
- Erase old location and add to free list.






- Frequently written data logs, updates, etc.
- Maintain a set of free, erased blocks
- Logical to physical block address mapping
- Write new data of free block
- Erase old location and add to free list.






- Frequently written data logs, updates, etc.
- Maintain a set of free, erased blocks
- Logical to physical block address mapping
- Write new data of free block
- Erase old location and add to free list.





Static wear leveling


- Infrequently written data OS data, etc
- Maintain count of erasures per block
- Goal is to keep counts "near" each other
- Simple example: move data from hot block to cold block
 - -Write LBA 4
 - $-D1 \rightarrow 4$
 - -1 now FREE
 - $-D4 \rightarrow 1$



(animated)




- Infrequently written data OS data, etc
- Maintain count of erasures per block
- Goal is to keep counts "near" each other
- Simple example: move data from hot block to cold block
 - -Write LBA 4
 - $-D1 \rightarrow 4$
 - -1 now FREE
 - $-D4 \rightarrow 1$






- Infrequently written data OS data, etc
- Maintain count of erasures per block
- Goal is to keep counts "near" each other
- Simple example: move data from hot block to cold block
 - -Write LBA 4
 - $-D1 \rightarrow 4$
 - -1 now FREE
 - $-D4 \rightarrow 1$






- Infrequently written data OS data, etc
- Maintain count of erasures per block
- Goal is to keep counts "near" each other
- Simple example: move data from hot block to cold block
 - -Write LBA 4
 - $-D1 \rightarrow 4$
 - -1 now FREE
 - $-D4 \rightarrow 1$





- Infrequently written data OS data, etc
- Maintain count of erasures per block
- Goal is to keep counts "near" each other
- Simple example: move data from hot block to cold block
 - -Write LBA 4
 - $-D1 \rightarrow 4$
 - -1 now FREE
 - $-D4 \rightarrow 1$



IBM Research

SCM <u>device</u> requirements



Desired attributes

- high performance
- low active & standby power
- high read/write endurance
- non-volatility
- compatible with existing technologies
- continuously scalable
- lowest cost per bit

(>1 GB/sec data rate, < 200nsec access time) (100mW ON power, 1mW standby) (10⁸ – 10¹² cycles)

(target: cost of Enterprise HDD)



2020 Comparison

- Extrapolate Disk and SCM solutions to 2020
- HPC compute centric and data centric applications

0.4 TB/s 2 MIOP/s



0.4 PB/s 2 GIOP/s

(10,000 disks)

TODAY

2020



Disk Assumptions for 2020

- Enterprise disk: 1.8" diameter
- Sustained bandwidth of 300MB/s
- 400 IOP/s
- 4 Watts
- 256 drives packaged in a standard 4U (7 inch high) rack drawer.
- Ten such 4U drawers will be packaged in a standard 19-inch rack.



Managing bad blocks

- Flash chips have up to 2% bad blocks when shipped from factory
- Bad blocks are indicated within the chip
- System must maintain list
- Block failures detected on writes
- Add new bad blocks to list



Storage Technology Summary

Disk drives are the current technology

- -Areal density growth has flatten off to ~40% CAGR
- Bandwidth improvement is ~10% CAGR
- –Access time improvement is ~5% CAGR


NVRAMs appearing as contenders

- -Flash making its move now
- —Other SCM technologies in the wings



NAND Flash Device


- Chip size: 12mmx20mm
- Power ≈ 100mW
- Interface: byte wide
- Page
 - 2112 Bytes
 - Moving to 4224 Bytes
- Block = 128 Pages






NAND Flash Operations

- Read copies Page into BUF and streams data to host
 - -Read 20us access,
 - -20 MB/s transfer rate sustained
 - -Moving to 40 MB/s
- Write streams data from host into BUF
 - –6 MB/s transfer rate sustained
 - $-20 \text{ MB/s burst} \rightarrow 40 \text{ MB/s}$
- Program copies BUF into Page
 - Program 2 KB / 4 KB page: 0.2 ms
- Erase clears all Pages in a Block to "1"s
 - -Erase 128 KB block: 1.5 ms






NAND Flash Chip Read and Write timing



8 KB READ: sequential at 17MB/s sustained --- random at 2083 IOP/s




128KB Write: sequential at 6.55 MB/s sustained --- random at 49 IOP/s

8KB Write: read 128KB, change 8KB, write 128KB → 35 IOP/s

Read Access 2 KB Data transfer Program page Erase block



Flash Drive Channel





Can HDD & Flash improve enough to help?

Magnetic hard-disk drives (HDD)

• bandwidth issues (hidden with parallelism, but at power/space cost)

• slow access time (not improving, hard to hide with caching tricks)

• reliability (newest drives are less reliable → data losses inevitable)

• power consumption (must keep drives spinning to avoid even longer access times)

Flash

• slow read/write access time (yet processors keep getting faster)


• low write **endurance** (<10⁶) (need >10⁸ for continuously streaming data)

- block architecture
- scalability beyond the end of this decade?



SCM Design Triangle





Power!



Outline

Motivation

- by 2020, server-room power & space demands will be too high
- evolution of hard-disk drive (HDD) storage and Flash cannot help
- need a new technology Storage Class Memory (SCM) that combines
 - the benefits of a solid-state memory (high performance and robustness)
 - the archival capabilities and low cost of conventional HDD

• How could we build an SCM?

- combine a scalable non-volatile memory (Phase-change memory)
- with ultra-high density integration, using
 - micro-to-nano addressing
 - multi-level cells
 - 3-D stacking

Conclusion

With its combination of low-cost and high-performance,
 SCM could impact much more than just the server-room...



Can HDD & Flash improve enough to help?

Magnetic hard-disk drives (HDD)

• bandwidth issues (hidden with parallelism, but at power/space cost)

• slow access time (not improving, hard to hide with caching tricks)

• reliability (newest drives are less reliable → data losses inevitable)

• power consumption (must keep drives spinning to avoid even longer access times)

Flash


• slow read/write access time (yet processors keep getting faster)

• low write **endurance** (<10⁶) (need >10⁹ for continuously streaming data)

- block architecture
- scalability beyond the end of this decade?



What is an HDD?



HUGE COST ADVANTAGES

\$


\$

\$

\$




History of HDD is based on Areal Density Growth








Disk Drive Maximum Sustained Data Rate





Disk Drive Latency



- Bandwidth Problem is getting much harder to hide with parallelism
- Access Time Problem is also not improving with caching tricks
- Power/Space/Performance Cost

IBM

Disk Drive Reliability


 with hundreds of thousands of server drives being used in-situ,
 reliability problems well known...


• similar understanding for Flash & other SCM technologies not yet available...

 Consider: drive failures <u>during</u> recovery from a drive failure...?

→ potential for improvement given

- switch to solid-state (no moving parts)
- faster time-to-fill (during recovery)







Can HDD & Flash improve enough to help?

Magnetic hard-disk drives (HDD)

• bandwidth issues (hidden with parallelism, but at power/space cost)

• slow access time (not improving, hard to hide with caching tricks)

• reliability (newest drives are *less reliable* → data losses inevitable)

power consumption (must keep drives spinning to avoid even longer access times)

Flash

• slow read/write access time (yet processors keep getting faster)

• low write **endurance** (<10⁶) (need >10⁹ for continuously streaming data)

- block architecture
- scalability beyond the end of this decade?

IBM Research

Improved Flash

An unpleasant tradeoff between
 scaling, speed, and endurance,
 designers are choosing to hold
 speed & endurance constant to
 keep the scaling going...






Fig. 1. Cross-sectional image of 43nm-node floating-gate memory cells in a shorter gate condition.


[Noguchi:2007]





IBM Research

FLASH memory types and application




	NOR	NAND
Cell Size	9-11 F ²	2 F ²
Read	100 MB/s	18-25 MB/s
Write	<0.5MB/sec	8MB/sec
Erase	750msec	2ms
Market Size (2007)	\$8B	\$14.2B
Applications	Program code	Multimedia




Flash – below the 100nm technology node

Tunnel oxide thickness in Floating-gate Flash is no longer practically scalable





Can Flash improve enough to help?





Main thrust is to continue scaling yet maintain the **same** performance and write endurance specifications...



NAND Scaling Road Map







Evolution??

- Migrating to Semi-spherical TANOS memory cell 2009
- Migrating to 3-bit cell in 2010
- Migrating to 4-bit cell in 2013
- Migrating to 450mm wafer size in 2015
- Migrating to 3D Surround-Gate Cell in 2017

Source: Chung Lam, IBM



For more information (on HDD & Flash)

- **HDD** E. Grochowski and R. D. Halem, *IBM Systems Journal*, **42**(2), 338-346 (2003)...
 - R. J. T. Morris and B. J. Truskowski, *IBM Systems Journal*, **42**(2), 205-217 (2003).
 - R. E. Fontana and S. R. Hetzler, *J. Appl. Phys.*, **99**(8), 08N902 (2006).
 - E. Pinheiro, W.-D. Weber, and L. A. Barroso, FAST'07 (2007).

Flash

- S. Lai, to appear in *IBM J. Res. Dev.*, (2008).
- R. Bez, E. Camerlenghi, et. al., *Proceedings of the IEEE*, **91**(4), 489-502 (2003).
- G. Campardo, M. Scotti, et. al., *Proceedings of the IEEE*, **91**(4), 523-536 (2003).
- P. Cappelletti, R. Bez, et. al., *IEDM Technical Digest*, 489-492 (2004).
- A. Fazio, MRS Bulletin, **29**(11), 814-817 (2004).
- K. Kim and J. Choi, *Proc. Non-Volatile Semiconductor Memory Workshop*, 9-11 (2006).
- M. Noguchi, T. Yaegashi, et. al., IEDM Technical Digest, 17.1 (2007).



Can HDD & Flash improve enough to help?

Magnetic hard-disk drives (HDD)

• bandwidth issues (hidden with parallelism, but at power/space cost)

• slow access time (not improving, hard to hide with caching tricks)

• reliability (newest drives are less reliable → data losses inevitable)

• power consumption (must keep drives spinning to avoid even longer access times)

Flash

• slow read/write access time (yet processors keep getting faster)


• low write **endurance** (<10⁶) (need >10⁹ for continuously streaming data)

- block architecture
- scalability beyond the end of this decade?



Storage Class Memory

A solid-state memory that **blurs the boundaries** between storage and memory by being **low-cost**, **fast**, and **non-volatile**.




SCM system requirements for Memory (Storage) apps

- No more than 3-5x the Cost of enterprise HDD
- (< \$1 per GB in 2012)

- <200nsec (<1 µsec) Read/Write/Erase time
- >100,000 Read I/O operations per second
- >1GB/sec (>100MB/sec)
- Lifetime of $10^9 10^{12}$ write/erase cycles
- 10x lower power than enterprise HDD




Landscape of existing technologies





Memory/storage landscape



IBM Research

Improved Flash

An unpleasant tradeoff between
 scaling, speed, and endurance,
 designers are choosing to hold
 speed & endurance constant to
 keep the scaling going...






Fig. 1. Cross-sectional image of 43nm-node floating-gate memory cells in a shorter gate condition.

[Noguchi:2007]







Candidate device technologies

- Improved Flash
 - little change expected in write endurance or speed
- FeRAM (Ferroelectric RAM)
 - FeFET
- MRAM (Magnetic RAM)
 - Racetrack memory
- RRAM (Resistive RAM)
 - Organic & polymer memory
- Solid Electrolyte
- PC-RAM (Phase-change RAM)



FeRAM progress

- Lots of attention in 1998-2003 timeframe
- Commercially available (Playstation 2), mostly as embedded memory






Fig. 1 A cross-sectional SEM image of $0.25~\mu m^2$, 64~Mb FRAM cells.









Fig. 9 An optical micrograph of 0.25 μm², 1T1C 64 Mb FRAM cell.

[Hong:2007]



FeRAM difficulties

- Signal ΔV = transfer of charge $Q_r \sim 2 P_r$ Area onto bitline capacitance C_b
 - scaling to smaller devices means lower signal!!
 - need material with large remanent polarization P_r
 - tradeoff speed for signal with C_b
- Forces more complex integration schemes to keep effective area large





FeRAM difficulties

SBT = SrBi₂Ta₂O₉ strontium bismuth tantalate


• Many reliability & processing difficulties to overcome...

fatigue	remanent polarization P _r decreases with cycling	 Change electrodes from metals to metal-oxides Change FE material (PZT → SBT)
imprint	a device left in one state tends to favor that polarization, causing hysteresis loop to shift	 Eliminate defects introduced during fabrication by hydrogen Change FE material (PZT → SBT)
retention	Stored polarization is lost over time	Change FE material (PZT → SBT)
High temperature processing	For crystalline FE material	Change FE material (→ PZT)
insufficient P _r	\propto voltage signal	Change FE material (→ PZT)




Alternative FeRAM concepts

• 2T-2C concept – twice the signal but also twice the area




[Kim:2006]

 Chain-FeRAM – improves signal but decreases speed, only minor density improvement



• **FeFET** – perhaps more scalable but requires integration onto silicon and tends to sacrifice the non-volatility






Candidate device technologies

- Improved Flash
 - little change expected in write endurance or speed
- FeRAM commercial product but difficult to scale!
 - FeFET old concept, with many roadblocks
- MRAM (Magnetic RAM)
 - Racetrack memory
- RRAM (Resistive RAM)
 - Organic & polymer memory
- Solid Electrolyte
- PC-RAM (Phase-change RAM)



MRAM (Magnetic RAM)



- inherently fast write speed
- straightforward placement in the CMOS back-end
- very high endurance (no known wear-out mechanism)
- write by simply passing current through two nearby wires (superimposed magnetic field exceeds a write threshold) (need transistor upon reading for good SNR)



Progress in MRAM






Fig. 2. First Commercially available MRAM circuit MR2A16A

[Durlam:2007]

- lots of progress 2001-2004
- commercially available
 - focus on embedded memory



(a)




(b)

[Gallagher:2006]



Problems with MRAM


- "Half-select problem"
 - → solved by Toggle-MRAM, but introduces a read-before-write





Problems with MRAM


- Write currents very high do not appear to scale well
 - → electromigration even at 180nm node
- Possible solutions
 - heat MTJ to reduce required current
 - use "spin-torque" effect
 - > rotate magnetization by passing current through the cell
 - → now can have a wear-out mechanism (thin tunneling layers)




IBM

Magnetic Racetrack Memory

- Need deep trench with notches to "pin" domains
- Need sensitive sensors to "read" presence of domains
- Must insure a moderate current pulse moves every domain one and only one notch
- Basic physics of current-induced domain motion being investigated





Promise (10-100 bits/F²) is enormous...

but we're still working on our basic understanding of the physical phenomena...



Candidate device technologies

- Improved Flash
 - little change expected in write endurance or speed
- FeRAM commercial product but difficult to scale!
 - FeFET old concept, with many roadblocks
- MRAM commercial product, also difficult to scale!
 - Racetrack memory new concept w/ promise, still at point of early basic physics research
- RRAM (Resistive RAM)
 - Organic & polymer memory
- Solid Electrolyte
- PC-RAM (Phase-change RAM)



For more information (on FeRAM, MRAM, RRAM & SE)

G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy, "An overview of candidate device technologies for Storage-Class Memory," to appear in *IBM Journal of Research and Development*, (2008).

FeRAM

- A. Sheikholeslami and P. G. Gulak, *Proc. IEEE*, **88**, No. 5, 667-689 (2000).
- Y.K. Hong, D.J. Jung, et. al., *Symp. VLSI Technology*, 230-231 (2007).
- K. Kim and S. Lee, *J. Appl. Phys.*, **100**, No. 5, 051604 (2006).
- N. Setter, D. Damjanovic, et. al., J. Appl. Phys., 100(5), 051606 (2006).
- D. Takashima and I. Kunishima, IEEE J. Solid-State Circ., 33, No. 5, 787-792 (1998).
- S. L. Miller and P. J. McWhorter, J. Appl. Phys., 72(12), 5999-6010 (1992).
- T. P. Ma and J. P. Han, IEEE Elect. Dev. Lett., 23, No. 7, 386-388 (2002).

MRAM

- R. E. Fontana and S. R. Hetzler, *J. Appl. Phys.*, **99**(8), 08N902, (2006).
- W. J. Gallagher and S. S. P. Parkin, IBM J. Res. Dev. 50(1), 5-23, (2006).
- M. Durlam, Y. Chung, et. al., ICICDT Tech. Dig., 1-4, (2007).
- D. C. Worledge, IBM J. Res. Dev. 50(1), 69-79, (2006).
- S.S.P. Parkin, *IEDM Tech. Dig.*, 903-906 (2004).
- L. Thomas, M. Hayashi, et. al., Science, 315(5818), 1553-1556 (2007).

RRAM

- J. C. Scott and L. D. Bozano, *Adv. Mat.*, **19**, 1452-1463 (2007).
- Y. Hosoi, Y. Tamai, et. al., *IEDM Tech. Dig.*, 30.7.1-4 (2006).
- D. Lee, D.-J. Seong, et. al., *IEDM Tech. Dig.*, 30.8.1-4 (2006).
- S. F. Karg, G. I. Meijer, et. al., to appear in IBM J. Res. Dev., (2008).

SE

- M. N. Kozicki, M. Park, and M. Mitkova, *IEEE Trans. Nanotech.*, **4**(3), 331-338 (2005).
- M.N. Kozicki, M. Balakrishnan, et. al., Proc. IEEE NVSM Workshop, 83-89 (2005).
- M. Kund, G. Beitel, et. al., *IEDM Tech. Dig.*, 754-757 (2005).
- P. Schrögmeier, M. Angerbauer, et. al., Symp. VLSI Circ., 186-187 (2007).




Candidate device technologies

- Improved Flash
 - little change expected in write endurance or speed
- FeRAM commercial product but difficult to scale!
 - FeFET old concept, with many roadblocks
- MRAM commercial product, also difficult to scale!
 - Racetrack memory new concept w/ promise, still at point of early basic physics research
- RRAM few demos showing real CMOS integration
 - Organic & polymer memory temperature compatibility?
- Solid Electrolyte shows real promise if tradeoff between retention & overprogramming can be solved...
- PC-RAM (Phase-change RAM)




Memory/storage landscape







History of Phase-change memory


• late 80's – 90's – **Fast** phase-change materials discovered & optimized for re-writeable optical storage



[Ohta:2001]








Issues for phase-change memory

- Keeping the RESET current low
- Multi-level cells (for >1bit / cell)
- Is the technology scalable?




Electrical "breakdown" in PCM devices

• 70's – Study of **electrical breakdown** – "memory switching" vs. "threshold switching"




[Neale:2001]

• Recent studies – electrical resistivity drops rapidly with electric field...



Electrical "breakdown" in PC-RAM devices

- 70's Study of **electrical breakdown** "memory switching' vs. "threshold switching"
 - Recent studies electrical resistivity drops rapidly with electric field…
 - "Threshold voltage" observed to be a function of the "size" of the amorphous plug...







Phase-change materials

• Two types of materials: "nucleation-dominated" vs. "growth-dominated"

AFM taken after optical experiments on "as-deposited" amorphous material...




2µm



Nucleation-dominated

Many crystalline nuclei start growing inside each optical spot



Growth-dominated

After a long incubation time where nothing happens, one nuclei then gets started and rapidly grows to cover the entire optical spot


[Chen:2006]




Phase-change materials

We want a material that...

...retains data at moderate temperature...




yet **switches rapidly** at high temperature.




[Chen:2006]




Designing for lower RESET current



W defined by lithography
H by thin-film deposition



- We use modeling to help understand how the phase-change cell works
- In particular, design choices that can reduce RESET current/power are particularly important





Scalability of PCM

Basic requirements

- ✓ widely separated SET and RESET resistance distributions
- ✓ switching with accessible electrical pulses
- ✓ the ability to read/sense the resistance states without perturbing them
- ✓ high write endurance (many switching cycles between SET and RESET)
- ✓ long data **retention** ("10-year data lifetime" at some elevated temperature)
 - → avoid unintended re-crystallization
- √ fast SET speed
- ✓ MLC capability more than one bit per cell


Any new non-volatile memory technology had better work for several device generations...



- ? will the phase-change process even work at the 22nm node?
- ? can we fabricate tiny, high-aspect devices?
- ? can we make them all have the same Critical Dimension (CD)?
- ? what happens when the # of atoms becomes countable?




PCM state-of-the-art




Samsung:

- ring bottom electrode (BEC)
 reduces CD variations
- diode → more current
- 90nm process




[Oh:2006]


Samsung: CVD process fills deep holes





[Breitwisch:2007]





IBM/Macronix/Qimonda: make features only F/4 in size yet reduce CD variations

[Lee:2007 VLSI]



Outlook of PCM

- ✓ will the phase-change process even work at the 22nm node?
- ✓ can we fabricate tiny, high-aspect devices?
- ✓ can we make them all have the same Critical Dimension (CD)?
- ? what happens when the # of atoms becomes countable?

Scaling outlook appears to be "good" for PC-RAM

By adding two bits per cell, Intel and ST Microelectronics have put phase-change memory on par with today's flash technology, says <u>H.-S. Philip Wong</u>, professor of electrical engineering at Stanford <u>University</u>. Intel has already mastered a similar trick with flash

Phase-change memory has made a lot of progress in the past few years, Wong adds. "A few years ago it looked promising," he says. "But now it's going to happen. There's no doubt about it."

February 4, 2008

[http://www.technologyreview.com/Infotech/20148/]

→ Focus now on novel IP, implementation, and cost reduction.



For more information (on PCRAM)

S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y. Chen, R. M. Shelby, M. Salinga, D. Krebs, S. Chen, H. Lung, and C. H. Lam, "Phase-change random access memory — a scalable technology," to appear in *IBM Journal of Research and Development*. (2008).

PCRAM

- S. R. Ovshinsky, *Phys. Rev. Lett.*, **21**(20), 1450 (1968).
- D. Adler, M. S. Shur, et. al., *J. Appl. Phys.*, **51**(6), 3289-3309 (1980).
- R. Neale, *Electronic Engineering*, **73**(891), 67-, (2001).
- T. Ohta, K. Nagata, et. al., IEEE Trans. Magn., 34(2), 426-431 (1998).
- T. Ohta, J. Optoelectr. Adv. Mat., 3(3), 609-626 (2001).
- S. Lai, *IEDM Technical Digest*, 10.1.1-10.1.4, (2003).
- A. Pirovano, A. L. Lacaita, et. al., *IEDM Tech. Dig.*, 29.6.1-29.6.4, (2003).
- A. Pirovano, A. Redaelli, et. al., IEEE Trans. Dev. Mat. Reliability, 4(3), 422-427, (2004).
- A. Pirovano, A. L. Lacaita, et. al., *IEEE Trans. Electr. Dev.*, **51**(3), 452-459 (2004).
- Y. C. Chen, C. T. Rettner, et. al., IEDM Tech. Dig., S30P3, (2006).
- J.H. Oh, J.H. Park, et. al., IEDM Tech. Dig., 2.6, (2006).
- S. Raoux, C. T. Rettner, et. al., *EPCOS 2006*, (2006).
- M. Breitwisch, T. Nirschl, et. al., Symp. VLSI Tech., 100-101, (2007).
- T. Nirschl, J. B. Philipp, et. al., IEDM Technical Digest, 17.5, (2007).
- J.I. Lee, H. Park, Symp. VLSI Tech., 102-103 (2007).
- S.-H. Lee, Y. Jung, and R. Agarwal, *Nature Nanotech.*, **2**(10), 626-630 (2007).
- D. H. Kim, F. Merget, et. al., J. Appl. Phys., 101(6), 064512 (2007).
- M. Wuttig and N. Yamada, *Nature Materials*, **6**(11), 824-832 (2007).



Outline

Motivation

- ✓ by 2020, server-room power & space demands will be too high
- ✓ evolution of hard-disk drive (HDD) storage and Flash cannot help
- ✓ need a new technology Storage Class Memory (SCM) that combines
 - the benefits of a solid-state memory (high performance and robustness)
 - with the archival capabilities and low cost of conventional HDD

• How could we build an SCM?

- ✓ combine a scalable non-volatile memory (Phase-change memory)
- with ultra-high density integration, using
 - micro-to-nano addressing
 - multi-level cells
 - 3-D stacking



Cost structure of silicon-based technology

Co\$t determined by

- cost per wafer
- # of dies/wafer
 - memory area per die [sq. μm]
 - memory density [bits per 4F²]
 - patterning density [sq. μm per 4F²]






Chart courtesy of Dr. Chung Lam, IBM Research
To be published in *IBM Journal R&D*



Need a 10x boost in density **BEYOND** Flash!



Paths to ultra-high density memory





Sub-lithographic addressing


 Push beyond the lithography roadmap to pattern a dense memory

 But nano-pattern has more complexity than just lines & spaces

 Must find a scheme to connect the surrounding micro-circuitry to the dense nano-array



3-D stacking



Antifuse p+

i n+

TiN Riting [Li:2004]


• 3-D anti-fuse

(Matrix semiconductor)

• 3-D Flash (Toshiba)

[Tanaka:2007]

b) Toshiba's BiCS Flash memory





For more information (on ultra-high density)

G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy, "An overview of candidate device technologies for Storage-Class Memory," to appear in *IBM Journal of Research and Development*, (2008).

- ITRS roadmap, www.itrs.net
- T. Nirschl, J. B. Philipp, et. al., IEDM Technical Digest, 17.5 (2007).
- K. Gopalakrishnan, R. S. Shenoy, et. al., IEDM Technical Digest, 471-474 (2005).
- F. Li, X. Y. Yang, et. al. IEEE Trans. Dev. Materials Reliability, 4(3), 416-421 (2004).
- H. Tanaka, M. Kido, et. al., Symp. VLSI Technology, 14-15 (2007).



Technology conclusions

Motivation

- by 2020, server-room power & space demands will be too high
- evolution of hard-disk drive (HDD) storage and Flash cannot help
- need a new technology Storage Class Memory (SCM) that combines
 - the benefits of a solid-state memory (high performance and robustness)
 - with the archival capabilities and low cost of conventional HDD

How to build SCM


- combine a scalable non-volatile memory (Phase-change memory)
- with ultra-high density integration, using
 - micro-to-nano addressing
 - multi-level cells
 - 3-D stacking

If you build it, they will come

With its combination of low-cost and high-performance,
 SCM could impact much more than just the server-room...




A Perfect Storm for Large Systems Architectures






Typical System Time Scale






Price/MB for DRAM-NAND FLASH- SCM - HDD








Opportunity Bands for SCM (very approximate)





Peta-scale System Diagram (to Exa-scale by 2015)






CPU & Memory System (Node) in 2008



Logical Address > VM Translation > Physical Address






Wear Level Control (WLC) is essential



Without it, system can die in seconds. With it, it lives for years

$$T_{life} = E^* \cdot T_{fill} = E^* \cdot C/B$$





SCM-based Memory System



Logical Address > VM-Translation > WL-Translation > SCM Physical Add

Treat WL as part of address translation flow

- Option a Separate WL/SCM controller
- Option b Integrated VM/WL/SCM controller
- Option c Software WL/Control


Also need physical controller for SCM

Different from DRAM physical controller



Separate WL/SCM Controller








Integrated VM/WLC System







Uses of SCM in overall memory/storage stack

Access Mode	Use Mode	Comments	
Address oriented	Cache (e.g. Level 4)	Wear level too high?	
(Memory-like)	Main memory - version (a)	Separate WL/SCM controller	
	Main memory - version (b)	Integrated WL/SCM/RAM controller	
	Main memory - version (c)	SCM Wear level managed by software & VM manager (dangerous)	
Block oriented	Via legacy I/O busses	Easy, but wastes SCM performance	
(Storage-like)	Via new interfaces Good for memory mapping use model		
	Paging Device	Very promising use	
	I/O Cache and/or meta-date storage for a disk controller	Act as NVRAM, good use	
		© 2007 IBM Corpora	



Implications on Traditional Commercial Databases

Initial SCM in DB uses:

_	Logaina	(for	Durability)	١
		(.∵.		,

JOHN	DOE	49	NYC
FRANK	DOHERTY	67	NYC
JAMES	DUNDEE	36	SYDNEY

- Long term, deep Impact: Random access replaces paging
 - DB performance depends heavily on good guesses what to page in
 - Random access eliminates column/row access tradeoffs
 - Reduces energy consumption (big effect)
- Existing trend is to replace 'update in place' with 'appends'
 - that's good helps with write endurance issue
- Reduce variability of data mining response times
 - from hours and days (today) to seconds (SCM)



'Data-centric' High Performance Applications



- Compute-centric paradigm
- Focus on: solving diff. equations
- Bottleneck: CPU/Memory
- Examples: Comp Fluid Dynamics,
 - Finite Element Analysis
 - Multibody Simulations
 - Protein Folding

- Data-centric paradigm
 - analyzing mountains of data
 - Storage & I/O
 - Search & text analysis (Google...)
 - Graph Analysis (human networks)
 - Video/Image Processing & Analysis
 - Environmental & economic modeling
 - Genetics
 - Climate Modeling

Problem Disks can't keep up w/data centric applications


- @ current trends: Million disks per HPC system in 2020!

Solution Need new technology for memory/Storage => SCM



Human-Scale Brain Simulation with SCM

- Challenges are storing of synaptic weights (and network)
- Mouse & rat scale models today ~ 55 Million Neurons
 - Almaden C2 Simulator (Supercomputing 2007)
- Human Brain ~ 20 Billion Neurons @ 8000 Synapses each
 - 1.6 * 10¹⁴ Synapses @ 16 Bytes / Synapse (C2 Sim.)
 - 2.5 PetaBytes of synaptic state
 - Ideal application for SCM
 - Random addressing, slowly varying
 - <1 Hz> => no write endurance issues



My prediction: Human Scale Brain Simulation by ~ 2017