

CSCE 351

Operating System Kernels


Systems Programming for the Intel Architecture

Steve Goddard
goddard@cse.unl.edu

<http://www.cse.unl.edu/~goddard/Courses/CSCE351>


1

System Level Registers and Data Structures




2


System Flags in the EFLAGS Register



Segmented Memory Model




Segmented Memory Model



5


Segment Descriptor



- AVL — Available for use by system software
- BASE — Segment base address
- D/B — Default operation size (0 = 16-bit segment; 1 = 32-bit segment)
- DPL — Descriptor privilege level
- G — Granularity
- LIMIT — Segment Limit
- P — Segment present
- S — Descriptor type (0 = system; 1 = code or data)
- TYPE — Segment type


6

Segment Selector



7

Logical Address to Linear Address Translation




8


Segment Registers

Visible Part	Hidden Part	
Segment Selector	Base Address, Limit, Access Information	CS
		SS
		DS
		ES
		FS
		GS


System Level Registers and Data Structures



Memory Management Registers




Global Descriptor Table (GDT) and the GDTR Register (GDTR)



Gate Descriptors

- ◆ To provide controlled access to code segments with different privilege levels, the processor provides a special set of descriptors called gate descriptors. There are four kinds of gate descriptors:

- » Call gates
- » Trap gates
- » Interrupt gates
- » Task gates




13

Call Gates


- ◆ A call-gate descriptor may reside in the GDT or in an LDT, but not in the interrupt descriptor table (IDT). It performs six functions:
 1. It specifies the code segment to be accessed.
 2. It defines an entry point for a procedure in the specified code segment.
 3. It specifies the privilege level required for a caller trying to access the procedure.
 4. If a stack switch occurs, it specifies the number of optional parameters to be copied between stacks.
 5. It defines the size of values to be pushed onto the target stack: 16-bit gates force 16-bit pushes and 32-bit gates force 32-bit pushes.
 6. It specifies whether the call-gate descriptor is valid.

14

Call Gate Mechanism




Segment Descriptor vs. Gate Descriptor




Interrupt Descriptor Table (IDT)

- ◆ Associates each exception or interrupt vector with a gate descriptor for the procedure or task used to service the associated exception or interrupt.



17

IDT Gate Descriptors



DPL Descriptor Privilege Level
 Offset Offset to procedure entry point
 P Segment Present flag
 Selector Segment Selector for destination code segment
 D Size of gate: 1 = 32 bits; 0 = 16 bits

Reserved

18


Task Management

- ◆ The Intel Architecture provides a mechanism for
 - » saving the state of a task,
 - » for dispatching tasks for execution, and
 - » for switching from one task to another.
- ◆ When operating in protected mode, all processor execution takes place from within a task.
- ◆ A task is made up of two parts:
 - » a task execution space
 - » task-state segment (TSS).

19

Task State Segment (TSS)

- ◆ The TSS specifies the segments that make up the task execution space and provides a storage place for task state information.



20

Task State

- ◆ The following items define the state of the currently executing task:
 - » The task's current execution space, defined by the segment selectors in the segment registers (CS, DS, SS, ES, FS, and GS).
 - » The state of the general-purpose registers.
 - » The state of the EFLAGS register.
 - » The state of the EIP register.
 - » The state of control register CR3.
 - » The state of the task register.
 - » The state of the LDTR register.
 - » The I/O map base address and I/O map (contained in the TSS).
 - » Stack pointers to the privilege 0, 1, and 2 stacks (contained in the TSS).
 - » Link to previously executed task (contained in the TSS).

21


TSS Structure

31	15	0	100
I/O Map Base Address		LDT Segment Selector	T
		GS	96
		FS	92
		DS	88
		SS	84
		CS	80
		ES	76
		EDI	72
		ESI	68
		EBP	64
		ESP	60
		EBX	56
		EDX	52
		ECX	48
		EAX	44
		EFLAGS	40
		EIP	36
		CR3 (PDBR)	32
		SS2	28
		ESP2	24
		SS1	20
		ESP1	16
		SS0	12
		ESP0	8
		Previous Task Link	4
			0

Reserved bits. Set to 0.


22

Task Register



23


TSS Descriptor



- AVL Available for use by system software
- B Busy flag
- BASE Segment Base Address
- DPL Descriptor Privilege Level
- G Granularity
- LIMIT Segment Limit
- P Segment Present
- TYPE Segment Type


24

Task Gate Descriptor



DPL Descriptor Privilege Level
 P Segment Present
 TYPE Segment Type
 Reserved

Task Gates Referencing the Same Task



Putting It All Together

