
CSCE 230J Computer Organization

The Memory Hierarchy

Dr. Steve Goddard goddard@cse.unl.edu

http://cse.unl.edu/~goddard/Courses/CSCE230J



Topics

Storage technologies and trends

- Locality of reference
- Caching in the memory hierarchy

3

4

Random-Access Memory (RAM)

Key features

- RAM is packaged as a chip.
- Basic storage unit is a cell (one bit per cell).
- Multiple RAM chips form a memory.

Static RAM (SRAM)

- Each cell stores bit with a six-transistor circuit.
- Retains value indefinitely, as long as it is kept powered.
- Relatively insensitive to disturbances such as electrical noise.
- Faster and more expensive than DRAM.


Dynamic RAM (DRAM)


- Each cell stores bit with a capacitor and transistor.
- Value must be refreshed every 10-100 ms.
- Sensitive to disturbances.
- Slower and cheaper than SRAM.


SRAM vs DRAM Summary


	Tran. per bit	Access time	Persist?	Sensitive?	Cost	Applications
SRAM	6	1X	Yes	No	100x	cache memories
DRAM	1	10X	No	Yes	1X	Main memories, frame buffers


5











Nonvolatile Memories

DRAM and SRAM are volatile memories

Lose information if powered off.

Nonvolatile memories retain value even if powered off.

- Generic name is read-only memory (ROM).
- Misleading because some ROMs can be read and modified.


Types of ROMs


- Programmable ROM (PROM)
- Eraseable programmable ROM (EPROM)
- Electrically eraseable PROM (EEPROM)
- Flash memory


Firmware


- Program stored in a ROM
 - Boot time code, BIOS (basic input/ouput system)
 - graphics cards, disk controllers.






































Disk Access Time Average time to access some target sector approximated by : Taccess = Tavg seek + Tavg rotation + Tavg transfer Seek time (Tavg seek) Time to position heads over cylinder containing target sector. Typical Tavg seek = 9 ms Rotational latency (Tavg rotation) Time waiting for first bit of target sector to pass under r/w head. Tavg rotation = 1/2 x 1/RPMs x 60 sec/1 min Transfer time (Tavg transfer) Time to read the bits in the target sector. Tavg transfer = 1/RPM x 1/(avg # sectors/track) x 60 secs/1 min.

Disk Access Time Example

Given:

- Rotational rate = 7,200 RPM
- Average seek time = 9 ms.
- Avg # sectors/track = 400.

Derived:


- Tavg rotation = 1/2 x (60 secs/7200 RPM) x 1000 ms/sec = 4 ms.
- Tavg transfer = 60/7200 RPM x 1/400 secs/track x 1000 ms/sec = 0.02 ms
- Taccess = 9 ms + 4 ms + 0.02 ms


Important points:


- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
 Disk is about 40,000 times slower than SRAM,
 - 2,500 times slower then DRAM.


26


25













	metric	1980	1985	1990	1995	2000	2000:1980
SRAM	\$/MB	19,200	2,900	320	256	100	190
	access (ns)	300	150	35	15	2	100
	metric	1980	1985	1990	1995	2000	2000:1980
DRAM	\$/МВ	8,000	880	100	30	1	8,000
	access (ns)	375	200	100	70	60	6
	typical size(MB)	0.064	0.256	4	16	64	1,000
	metric	1980	1985	1990	1995	2000	2000:1980
Disk	\$/МВ	500	100	8	0.30	0.05	10,000
	access (ms)	87	75	28	10	8	11
	typical size(MB)	1	10	160	1,000	9,000	9,000


CPU Clock Rates


	1980	1985	1990	1995	2000	2000:1980
processor	8080	286	386	Pent	P-III	
clock rate(MHz)	1	6	20	150	750	750
cycle time(ns)	1,000	166	50	6	1.6	750


33





























Examples of Caching in the Hierarchy								
Cache Type	What Cached	Where Cached	Latency (cycles)	Managed By				
Registers	4-byte word	CPU registers	0	Compiler				
TLB	Address translations	On-Chip TLB	0	Hardware				
L1 cache	32-byte block	On-Chip L1	1	Hardware				
L2 cache	32-byte block	Off-Chip L2	10	Hardware				
Virtual Memory	4-KB page	Main memory	100	Hardware+ OS				
Buffer cache	Parts of files	Main memory	100	os				
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client				
Browser cache	Web pages	Local disk	10,000,000	Web browser				
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server				