CSCE 230J **Computer Organization**

Processor Architecture VI: Wrap-Up

Dr. Steve Goddard goddard@cse.unl.edu

http://cse.unl.edu/~goddard/Courses/CSCE230J

Giving credit where credit is due

- Most of slides for this lecture are based on slides created by Dr. Bryant, Carnegie Mellon University.
- ■I have modified them and added new slides.

Overview

Wrap-Up of PIPE Design

- Performance analysis
- Fetch stage design
- Exceptional conditions

Modern High-Performance Processors

■ Out-of-order execution

Performance Metrics

Clock rate

- Measured in Megahertz or Gigahertz
- Function of stage partitioning and circuit design
 - · Keep amount of work per stage small

Rate at which instructions executed

- CPI: cycles per instruction
- On average, how many clock cycles does each instruction require?
- Function of pipeline design and benchmark programs
 - E.g., how frequently are branches mispredicted?

CPI for PIPE

CPI ≈ 1.0

- Fetch instruction each clock cycle
- Effectively process new instruction almost every cycle
- Although each individual instruction has latency of 5 cycles

CPI > 1.0

■ Sometimes must stall or cancel branches

Computing CPI

- C clock cycles
- I instructions executed to completion
- B bubbles injected (C = I + B)

CPI = C/I = (I+B)/I = 1.0 + B/I

■ Factor B/I represents average penalty due to bubbles

CPI for PIPE (Cont.)

B/I = LP + MP + RP

■ LP: Penalty due to load/use hazard stalling Fraction of instructions that are loads • Fraction of load instructions requiring stall · Number of bubbles injected each time

· Fraction of instructions that are cond. jumps

⇒ LP = 0.25 * 0.20 * 1 = 0.05 MP: Penalty due to mispredicted branches

Fraction of cond. jumps mispredicted Number of bubbles injected each time
 ⇒ MP = 0.20 * 0.40 * 2 = 0.16


■ RP: Penalty due to ret instructions Fraction of instructions that are returns
 Number of bubbles injected each time ⇒ RP = 0.02 * 3 = 0.06


Net effect of penalties 0.05 + 0.16 + 0.06 = 0.27 ⇒ CPI = 1.27 (Not bad!)


Typical Values


0.20


0.02





























Avoiding Side Effects Presence of Exception Should Disable State Update When detect exception in memory stage Disable condition code setting in execute Must happen in same clock cycle When exception passes to write-back stage Disable memory write in memory stage Disable condition code setting in execute stage Implementation Hardwired into the design of the PIPE simulator You have no control over this


Rest of Exception Handling


Calling Exception Handler


- Push PC onto stack
 - Either PC of faulting instruction or of next instruction
 - Usually pass through pipeline along with exception status
- Jump to handler address
 - Usually fixed address
- Defined as part of ISA


Implementation


■ Haven't tried it yet!











PentiumPro Operation

Translates instructions dynamically into "Uops"

- 118 bits wide
- Holds operation, two sources, and destination

Executes Uops with "Out of Order" engine

- Uop executed when
 - Operands available
 - Functional unit available
- Execution controlled by "Reservation Stations"
 - Keeps track of data dependencies between uops
 - Allocates resources

25

PentiumPro Branch Prediction

Critical to Performance

■ 11-15 cycle penalty for misprediction

Branch Target Buffer

- 512 entries
- 4 bits of history
- Adaptive algorithm
 - Can recognize repeated patterns, e.g., alternating taken-not taken

Handling BTB misses


- Detect in cycle 6
- Predict taken for negative offset, not taken for positive
 - . Loops vs. conditionals

26

Example Branch Prediction

Branch History


- Encode information about prior history of branch instructions
- Predict whether or not branch will be taken



State Machine

- Each time branch taken, transition to right
- When not taken, transition to left
- Predict branch taken when in state Yes! or Yes?


Pentium 4 Block Diagram



■ Next generation microarchitecture

Pentium 4 Features

Trace Cache



- Replaces traditional instruction cache
- Caches instructions in decoded form
- Reduces required rate for instruction decoder

Double-Pumped ALUs

■ Simple instructions (add) run at 2X clock rate

Very Deep Pipeline

- 20+ cycle branch penalty
- Enables very high clock rates
- Slower than Pentium III for a given clock rate

Processor Summary

Design Technique

- Create uniform framework for all instructions
 - Want to share hardware among instructions
- Connect standard logic blocks with bits of control logic

Operation

- State held in memories and clocked registers
- Computation done by combinational logic
- Clocking of registers/memories sufficient to control overall behavior

Enhancing Performance

- Pipelining increases throughput and improves resource utilization
- Must make sure maintains ISA behavior

30