

Processor Architecture III: Sequential Implementation

Dr. Steve Goddard
goddard@cse.unl.edu

<http://cse.unl.edu/~goddard/Courses/CSCE230J>

Giving credit where credit is due

- Most of slides for this lecture are based on slides created by Dr. Bryant, Carnegie Mellon University.
- I have modified them and added new slides.

2

Y86 Instruction Set

Byte	0	1	2	3	4	5
nop	0	0				
halt	1	0				
rrmovl rA, rB	2	0	rA	rB		
irmovl V, rB	3	0	8	rB		V
rmmovl rA, D(rB)	4	0	rA	rB		D
rrmmovl D(rB), rA	5	0	rA	rB		D
opl rA, rB	6	fn	rA	rB		
jXX Dest	7	fn				Dest
call Dest	8	0				Dest
ret	9	0				
pushl rA	A	0	rA	8		
popl rA	B	0	rA	8		


addl	6	0				
subl	6	1				
andl	6	2				
xorl	6	3				
jmp	7	0				
jle	7	1				
jl	7	2				
je	7	3				
jne	7	4				
jge	7	5				
jg	7	6				

3

Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



4

Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, C, ...
- int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

5

HCL Operations

- Classify by type of value returned







Boolean Expressions

- Logic Operations
 - a && b, a || b, !a
- Word Comparisons
 - A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - A in { B, C, D }
 - » Same as A == B || A == C || A == D

Word Expressions

- Case expressions
 - [a : A; b : B; c : C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test

6



Stage Computation: rmmovl


rmmovl rA, D(rB)	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_2[PC+1]$ $valC \leftarrow M_4[PC+2]$ $valP \leftarrow PC+6$
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$
Execute	$valE \leftarrow valB + valC$
Memory	$M_4[valE] \leftarrow valA$
Write back	
PC update	$PC \leftarrow valP$

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address
Write value to memory
Update PC

- Use ALU for address computation

13

Executing popl



Fetch	■ Read 2 bytes	Memory	■ Read from old stack pointer
Decode	■ Read stack pointer	Write back	■ Update stack pointer ■ Write result to register
Execute	■ Increment stack pointer by 4	PC Update	■ Increment PC by 2

14

Stage Computation: popl


popl rA	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_2[PC+1]$ $valP \leftarrow PC+2$
Decode	$valA \leftarrow R[\%esp]$ $valB \leftarrow R[\%esp]$
Execute	$valE \leftarrow valB + 4$
Memory	$valM \leftarrow M_4[valA]$
Write back	$R[\%esp] \leftarrow valE$
PC update	$PC \leftarrow valP$

Read instruction byte
Read register byte
Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer
Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

15

Executing Jumps



Fetch	■ Read 5 bytes ■ Increment PC by 5	Memory	■ Do nothing
Decode	■ Do nothing	Write back	■ Do nothing
Execute	■ Determine whether to take branch based on jump condition and condition codes	PC Update	■ Set PC to Dest if branch taken or to incremented PC if not branch

16

Stage Computation: Jumps


jXX Dest	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $valC \leftarrow M_2[PC+1]$ $valP \leftarrow PC+5$
Decode	
Execute	$Bch \leftarrow Cond(CC, ifun)$
Memory	
Write back	
PC update	$PC \leftarrow Bch ? valC : valP$

Read instruction byte
Read destination address
Fall through address
Take branch?
Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

17

Executing call



Fetch	■ Read 5 bytes ■ Increment PC by 5	Memory	■ Write incremented PC to new value of stack pointer
Decode	■ Read stack pointer	Write back	■ Update stack pointer
Execute	■ Decrement stack pointer by 4	PC Update	■ Set PC to Dest

18


Stage Computation: call

call Dest	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $valC \leftarrow M_4[PC+1]$ $valP \leftarrow PC+5$
Decode	$valB \leftarrow R[\%esp]$
Execute	$valE \leftarrow valB + -4$
Memory	$M_4[valE] \leftarrow valP$
Write back	$R[\%esp] \leftarrow valE$
PC update	$PC \leftarrow valC$

- Use ALU to decrement stack pointer
- Store incremented PC

19

Executing ret



- | | | | |
|----------------|--------------------------------|-------------------|--|
| Fetch | ■ Read 1 byte | Memory | ■ Read return address from old stack pointer |
| Decode | ■ Read stack pointer | Write back | ■ Update stack pointer |
| Execute | ■ Increment stack pointer by 4 | PC Update | ■ Set PC to return address |

20

Stage Computation: ret

ret	
Fetch	$icode:ifun \leftarrow M_1[PC]$
Decode	$valA \leftarrow R[\%esp]$ $valB \leftarrow R[\%esp]$
Execute	$valE \leftarrow valB + 4$
Memory	$valM \leftarrow M_4[valA]$
Write back	$R[\%esp] \leftarrow valE$
PC update	$PC \leftarrow valM$

- Use ALU to increment stack pointer
- Read return address from memory

21

Computation Steps

OPI rA, rB	
Fetch	$icode:ifun$ $rA:rB$ $valC$ $valP$
Decode	$valA, srcA$ $valB, srcB$
Execute	$valE$ $Cond\ code$
Memory	$valM$
Write back	$dstE$
back	$dstM$
PC update	PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

22

Computation Steps

call Dest	
Fetch	$icode:ifun$ $rA:rB$ $valC$ $valP$
Decode	$valA, srcA$ $valB, srcB$
Execute	$valE$ $Cond\ code$
Memory	$valM$
Write back	$dstE$
back	$dstM$
PC update	PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

23

Computed Values


- | | | |
|---------------|--|--|
| Fetch | $icode$ Instruction code
$ifun$ Instruction function
rA Instr. Register A
rB Instr. Register B
$valC$ Instruction constant
$valP$ Incremented PC | Execute
$valE$ ALU result
Bch Branch flag |
| Decode | $srcA$ Register ID A
$srcB$ Register ID B
$dstE$ Destination Register E
$dstM$ Destination Register M
$valA$ Register value A
$valB$ Register value B | Memory
$valM$ Value from memory |

24

SEQ Hardware


Key

- Blue boxes: predefined hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



25

Fetch Logic




Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 6 bytes (PC to PC+5)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

26

Fetch Logic




Control Logic

- Instr. Valid: Is this instruction valid?
- Need regs: Does this instruction have a register bytes?
- Need valC: Does this instruction have a constant word?

27

Fetch Control Logic



```
bool need_regs =
    icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
               IIRMOVL, IRMMOVL, IMRMOVL };

bool instr_valid = icode in
    { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
      IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };

```

28


Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)

Control Logic

- srcA, srcB: read port addresses
- dstA, dstB: write port addresses



29

A Source

Decode	OPl rA, rB	Read operand A
Decode	rrmovl rA, D(rB)	Read operand A
Decode	popl rA	Read stack pointer
Decode	jXX Dest	No operand
Decode	call Dest	No operand
Decode	ret	Read stack pointer
Decode	valA ← R[%esp]	Read stack pointer

```
int srcA = [
    icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
    icode in { IPOPL, IRET } : RESP;
    1 : NONE; # Don't need register
];

```

30

E Destination

Write-back	OPI rA, rB $R[rB] \leftarrow valE$	Write back result
Write-back	rmmovl rA, D(rB)	None
Write-back	popl rA $R[\%esp] \leftarrow valE$	Update stack pointer
Write-back	jXX Dest	None
Write-back	call Dest $R[\%esp] \leftarrow valE$	Update stack pointer
Write-back	ret $R[\%esp] \leftarrow valE$	Update stack pointer

```
int dstE = [
    icode in { IRRMOVL, IRRMOVL, IOPL } : rB;
    icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
    1 : RNONE; # Don't need register
];
```

31


Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- bcond
 - Computes branch flag

Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



32

ALU A Input

Execute	OPI rA, rB $valE \leftarrow valB \text{ OP } valA$	Perform ALU operation
Execute	rmmovl rA, D(rB) $valE \leftarrow valB + valC$	Compute effective address
Execute	popl rA $valE \leftarrow valB + 4$	Increment stack pointer
Execute	jXX Dest	No operation
Execute	call Dest $valE \leftarrow valB + -4$	Decrement stack pointer
Execute	ret $valE \leftarrow valB + 4$	Increment stack pointer

```
int aluA = [
    icode in { IRRMOVL, IOPL } : valA;
    icode in { IRRMOVL, IRRMOVL, IRRMOVL } : valC;
    icode in { ICALL, IPUSHL } : -4;
    icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
];
```

33

ALU Operation

Execute	OPI rA, rB $valE \leftarrow valB \text{ OP } valA$	Perform ALU operation
Execute	rmmovl rA, D(rB) $valE \leftarrow valB + valC$	Compute effective address
Execute	popl rA $valE \leftarrow valB + 4$	Increment stack pointer
Execute	jXX Dest	No operation
Execute	call Dest $valE \leftarrow valB + -4$	Decrement stack pointer
Execute	ret $valE \leftarrow valB + 4$	Increment stack pointer

```
int alufun = [
    icode == IOPL : ifun;
    1 : ALUADD;
];
```

34


Memory Logic

Memory

- Reads or writes memory word

Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



35

Memory Address

Memory	OPI rA, rB	No operation
Memory	rmmovl rA, D(rB) $M_4[valE] \leftarrow valA$	Write value to memory
Memory	popl rA $valM \leftarrow M_4[valA]$	Read from stack
Memory	jXX Dest	No operation
Memory	call Dest $M_4[valE] \leftarrow valP$	Write return value on stack
Memory	ret $valM \leftarrow M_4[valA]$	Read return address

```
int mem_addr = [
    icode in { IRRMOVL, IPUSHL, ICALL, IRRMOVL } : valE;
    icode in { IPOPL, IRET } : valA;
    # Other instructions don't need address
];
```

36

Memory Read


	OPl rA, rB	
Memory		No operation
	rmmovl rA, D(rB)	
Memory	$M_4[\text{valE}] \leftarrow \text{valA}$	Write value to memory
	popl rA	
Memory	$\text{valM} \leftarrow M_4[\text{valA}]$	Read from stack
	jXX Dest	
Memory		No operation
	call Dest	
Memory	$M_4[\text{valE}] \leftarrow \text{valP}$	Write return value on stack
	ret	
Memory	$\text{valM} \leftarrow M_4[\text{valA}]$	Read return address

```
bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
```

37

PC Update Logic

New PC
■ Select next value of PC



38


PC Update

	OPl rA, rB	
PC update	$\text{PC} \leftarrow \text{valP}$	Update PC
	rmmovl rA, D(rB)	
PC update	$\text{PC} \leftarrow \text{valP}$	Update PC
	popl rA	
PC update	$\text{PC} \leftarrow \text{valP}$	Update PC
	jXX Dest	
PC update	$\text{PC} \leftarrow \text{Bch} ? \text{valC} : \text{valP}$	Update PC
	call Dest	
PC update	$\text{PC} \leftarrow \text{valC}$	Set PC to destination
	ret	
PC update	$\text{PC} \leftarrow \text{valM}$	Set PC to return address

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Bch : valC;
    icode == IRET : valM;
    1 : valP;
];
```

39


SEQ Operation



40

SEQ Operation #2

Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
Cycle 1:	0x000: irmovl \$0x100,%ebx # %ebx <- 0x100			
Cycle 2:	0x000: irmovl \$0x200,%edx # %edx <- 0x200			
Cycle 3:	0x00c: addl %edx,%ebx # %ebx <- 0x300 CC <- 000			
Cycle 4:	0x00e: je dest # Not taken			




- state set according to second irmovl instruction
- combinational logic starting to react to state changes

41

SEQ Operation #3


Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
Cycle 1:	0x000: irmovl \$0x100,%ebx # %ebx <- 0x100			
Cycle 2:	0x000: irmovl \$0x200,%edx # %edx <- 0x200			
Cycle 3:	0x00c: addl %edx,%ebx # %ebx <- 0x300 CC <- 000			
Cycle 4:	0x00e: je dest # Not taken			



- state set according to second irmovl instruction
- combinational logic generates results for addl instruction

42


SEQ Operation #4



- state set according to addl instruction
- combinational logic starting to react to state changes

43

SEQ Operation #5



- state set according to je instruction
- combinational logic generates results for je instruction

44

SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

45