

Processor Architecture III: Sequential Implementation

Dr. Steve Goddard
goddard@cse.unl.edu

<http://cse.unl.edu/~goddard/Courses/CSCE230J>

Giving credit where credit is due

- Most of slides for this lecture are based on slides created by Dr. Bryant, Carnegie Mellon University.
- I have modified them and added new slides.

2

Y86 Instruction Set


Byte	0	1	2	3	4	5
nop	0	0				
halt	1	0				
rrmovl rA, rB	2	0	rA	rB		
irmovl V, rB	3	0	s	rB	V	
rmovl rA, D(rB)	4	0	rA	rB	D	
mmovl D(rB), rA	5	0	rA	rB	D	
opl rA, rB	6	fn	rA	rB		
jXX Dest	7	fn		Dest		
call Dest	8	0		Dest		
ret	9	0				
pushl rA	A	0	rA	8		
popl rA	B	0	rA	8		

3

Building Blocks

Combinational Logic


- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



4

Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



4

Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size—bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

5

HCL Operations







Boolean Expressions

- Logic Operations
 - a && b, a || b, !a
- Word Comparisons
 - A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - A in { B, C, D }
 - Same as A == B || A == C || A == D

Word Expressions

- Case expressions
 - [a : A; b : B; c : C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test

6



Stage Computation: `rmmovl`

<code>rmmovl rA, D(rB)</code>	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valC $\leftarrow M_4[PC+2]$ valP $\leftarrow PC+6$
Decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$
Execute	valE $\leftarrow valB + valC$
Memory	$M_4[valE] \leftarrow valA$
Write back	Write value to memory
PC update	PC $\leftarrow valP$

- Use ALU for address computation

13

Executing `popl`

<code>popl rA</code>	<code>b 0 rA 8</code>
----------------------	-----------------------

Fetch	■ Read 2 bytes	Memory	■ Read from old stack pointer
Decode	■ Read stack pointer	Write back	■ Update stack pointer ■ Write result to register
Execute	■ Increment stack pointer by 4	PC Update	■ Increment PC by 2

14


Stage Computation: `popl`

<code>popl rA</code>	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$
	valP $\leftarrow PC+2$
Decode	valA $\leftarrow R[*esp]$ valB $\leftarrow R[*esp]$
Execute	valE $\leftarrow valB + 4$
Memory	valM $\leftarrow M_4[valA]$
Write back	R[*esp] $\leftarrow valE$ R[rA] $\leftarrow valM$
PC update	PC $\leftarrow valP$

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

15

Executing Jumps



Fetch	■ Read 5 bytes	Memory	■ Do nothing
	■ Increment PC by 5	Write back	■ Do nothing
Decode	■ Do nothing	PC Update	■ Set PC to Dest if branch taken or to incremented PC if not branch
Execute	■ Determine whether to take branch based on jump condition and condition codes		

16

Stage Computation: Jumps

<code>jXX Dest</code>	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$
Decode	
Execute	Bch $\leftarrow Cond(CC, ifun)$
Memory	
Write back	
PC update	PC $\leftarrow Bch ? valC : valP$

- Compute both addresses
- Choose based on setting of condition codes and branch condition

17

Executing `call`

<code>call Dest</code>	<code>8 0 Dest</code>
return:	<code>xx xx</code>
target:	<code>xx xx</code>

Fetch	■ Read 5 bytes	Memory	■ Write incremented PC to new value of stack pointer
	■ Increment PC by 5	Write back	■ Update stack pointer
Decode	■ Read stack pointer	PC Update	■ Set PC to Dest
Execute	■ Decrement stack pointer by 4		

18


Stage Computation: call

call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$
Decode	valB $\leftarrow R[\%esp]$ valE $\leftarrow valB + 4$
Execute	Read stack pointer Decrement stack pointer
Memory	$M_4[valE] \leftarrow valP$
Write back	$R[\%esp] \leftarrow valE$
PC update	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

19

Executing ret



Fetch	■ Read 1 byte	Memory	■ Read return address from old stack pointer
Decode	■ Read stack pointer	Write back	■ Update stack pointer
Execute	■ Increment stack pointer by 4	PC Update	■ Set PC to return address

20

Stage Computation: ret

ret	
Fetch	Read instruction byte
Decode	valA $\leftarrow R[\%esp]$ valB $\leftarrow R[\%esp]$
Execute	valE $\leftarrow valB + 4$
Memory	valM $\leftarrow M_4[valA]$
Write back	$R[\%esp] \leftarrow valE$
PC update	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

21

Computation Steps

OP1 rA, rB	
Fetch	icode,ifun $\leftarrow M_1[PC]$ rA,rB valC valP
Decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$
Execute	valE $\leftarrow valB \text{ OP } valA$ Cond code Set CC
Memory	valM
Write back	$R[rB] \leftarrow valE$
PC update	PC $\leftarrow valP$

- All instructions follow same general pattern
- Differ in what gets computed on each step

22

Computation Steps

call Dest	
Fetch	icode,ifun $\leftarrow M_1[PC]$ rA,RB valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$
Decode	valB, srcB $\leftarrow R[\%esp]$
Execute	valE $\leftarrow valB + 4$ Cond code Perform ALU operation [Set condition code reg.]
Memory	$M_4[valE] \leftarrow valP$
Write back	$R[\%esp] \leftarrow valE$ dstM
PC update	PC $\leftarrow valC$

- All instructions follow same general pattern
- Differ in what gets computed on each step

23

Computed Values


Fetch	Instruction		Execute
	icode	Instruction code	
Decode	ifun	Instruction function	■ Bch Branch flag
	rA	Instr. Register A	■ valM Value from memory
Execute	rB	Instr. Register B	■ valP Incremented PC
	valC	Instruction constant	
Memory	valP	Incremented PC	
Decode	srcA	Register ID A	
	srcB	Register ID B	
Execute	dstE	Destination Register E	
	dstM	Destination Register M	
Memory	valA	Register value A	
	valB	Register value B	

24

SEQ Hardware

Key

- Blue boxes: predefined hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-bit bit values
- Dotted lines: 1-bit values




25

Fetch Logic

Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 6 bytes (PC to PC+5)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC




26

Fetch Logic

Control Logic

- Instr. Valid: Is this instruction valid?
- Need regids: Does this instruction have a register bytes?
- Need valC: Does this instruction have a constant word?



27

Fetch Control Logic

nop	[0 0]
halt	[1 0]
rrmovl A, B	[2 0 A B]
rrmovl V, B	[3 0 8 B] V
rrmovl A, D(B)	[4 0 A B] D
rrmovl D(B), A	[5 0 A B] D
opl A, B	[6 n A B]
jXX Dest	[7 n] Dest
call Dest	[8 0] Dest
ret	[9 0]
pushl rA	[A 0 A 8]
popl rA	[B 0 A 8]

```
bool need_regids = 
    icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
               IIRRMOVL, IRMMOVL, IMRMOVL };
```


```
bool instr_valid = icode in
{ INOP, IHALT, IRRMOVL, IIRRMOVL, IRMMOVL, IMRMOVL,
  IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
```

28

Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)



29

A Source

Decode	OPI rA, rB valA ← R[rA]	Read operand A
Decode	rmmovl rA, D(rB) valA ← R[rA]	Read operand A
Decode	popl rA valA ← R[%esp]	Read stack pointer
Decode	jXX Dest	No operand
Decode	call Dest	No operand
Decode	ret	Read stack pointer

```
int srcA = [
  icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
  icode in { IPOPL, IRET } : RESP;
  1 : RNONE; # Don't need register
];
```

30

E Destination

OPI rA, rB	Write-back result
Write-back R[rB] ← valE	
rmmovl rA, D(rB)	None
Write-back popl rA	
Write-back R[%esp] ← valE	Update stack pointer
Write-back JXX Dest	None
call Dest	
Write-back R[%esp] ← valE	Update stack pointer
ret	
Write-back R[%esp] ← valE	Update stack pointer

```

int dstE = [
    icode in { IRRMOVL, IIRMOVL, IOPL } : rB;
    icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
    1 : RNONE; # Don't need register
];

```

31


Execute Logic

Units

- **ALU**
 - Implements 4 required functions
 - Generates condition code values
- **CC**
 - Register with 3 condition code bits
- **bcond**
 - Computes branch flag

Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



32

ALU A Input

OPI rA, rB	Perform ALU operation
Execute valE ← valB OP valA	
rmmovl rA, D(rB)	Compute effective address
Execute valE ← valB + valC	
popl rA	
Execute valE ← valB + 4	Increment stack pointer
JXX Dest	No operation
call Dest	
Execute valE ← valB + -4	Decrement stack pointer
ret	
Execute valE ← valB + 4	Increment stack pointer

```

int aluA = [
    icode in { IRRMOVL, IOPL } : valA;
    icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
    icode in { ICALL, IPUSHL } : -4;
    icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
];

```

33

ALU Operation

OPI rA, rB	Perform ALU operation
Execute valE ← valB OP valA	
rmmovl rA, D(rB)	Compute effective address
Execute valE ← valB + valC	
popl rA	
Execute valE ← valB + 4	Increment stack pointer
JXX Dest	No operation
call Dest	
Execute valE ← valB + -4	Decrement stack pointer
ret	
Execute valE ← valB + 4	Increment stack pointer

```

int alufun = [
    icode == IOPL : ifun;
    1 : ALUADD;
];

```

34


Memory Logic

Memory

- Reads or writes memory word

Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



35

Memory Address

OPI rA, rB	No operation
Memory	
rmmovl rA, D(rB)	Write value to memory
Memory M4[valE] ← valA	
popl rA	Read from stack
Memory valM ← M4[valA]	
JXX Dest	No operation
call Dest	
Memory M4[valE] ← valP	Write return value on stack
ret	
Memory valM ← M4[valA]	Read return address

```

int mem_addr = [
    icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
    icode in { IPOPL, IRET } : valA;
    # Other instructions don't need address
];

```

36

Memory Read


<code>OPI rA, rB</code>	No operation
<code>rmmovl rA, D(rB)</code>	Write value to memory
<code>Memory</code>	$M_4[valE] \leftarrow valA$
<code>popl rA</code>	Read from stack
<code>Memory</code>	$valM \leftarrow M_4[valA]$
<code>JXX Dest</code>	No operation
<code>call Dest</code>	Write return value on stack
<code>Memory</code>	$M_4[valE] \leftarrow valP$
<code>ret</code>	Read return address
<code>Memory</code>	$valM \leftarrow M_4[valA]$

`bool mem_read = icode in { IMRMOVL, IPOPL, IRET };`

37

PC Update Logic

- New PC
- Select next value of PC



38

PC Update

<code>OPI rA, rB</code>	Update PC
<code>rmmovl rA, D(rB)</code>	Update PC
<code>PC update</code>	$PC \leftarrow valP$
<code>popl rA</code>	Update PC
<code>PC update</code>	$PC \leftarrow valP$
<code>JXX Dest</code>	Update PC
<code>PC update</code>	$PC \leftarrow Bch ? valC : valP$
<code>call Dest</code>	Set PC to destination
<code>PC update</code>	$PC \leftarrow valC$
<code>ret</code>	Set PC to return address
<code>PC update</code>	$PC \leftarrow valM$

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Bch : valC;
    icode == IRET : valM;
    1 : valP;
];

```

39


SEQ Operation

State

- PC register
 - Cond. Code register
 - Data memory
 - Register file
- All updated as clock rises


combinational Logic

- ALU
- Control logic
- Memory reads
 - Instruction memory
 - Register file
 - Data memory



40


SEQ Operation #2



- state set according to second irmovl instruction
- combinational logic starting to react to state changes

41

SEQ Operation #3




- state set according to second irmovl instruction
- combinational logic generates results for addl instruction

42

SEQ Operation #4

Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
Cycle 1:	0x0005: lrmovl \$0x100, %ebx # %ebx <- 0x100			
Cycle 2:	0x0006: lrmovl \$0x200, %edx # %edx <- 0x200			
Cycle 3:	0x000c: addl %ebx, %ebx # %ebx <- 0x300 CC <- 000			
Cycle 4:	0x000e: je dest # Not taken			




- state set according to addl instruction
- combinational logic starting to react to state changes

43

SEQ Operation #5

Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
Cycle 1:	0x0005: lrmovl \$0x100, %ebx # %ebx <- 0x100			
Cycle 2:	0x0006: lrmovl \$0x200, %edx # %edx <- 0x200			
Cycle 3:	0x000c: addl %ebx, %ebx # %ebx <- 0x300 CC <- 000			
Cycle 4:	0x000e: je dest # Not taken			



- state set according to addl instruction
- combinational logic generates results for je instruction

44

SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predefined combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

45