CSCE 230J Computer Organization
Spring 2004
TTh 2:30-4:30pm, Kauffman 110
Instructor:
Dr. Steve Goddard
Kauffman 133, 472-9453 (TTh) 472-9968(MWF)
Office hours: 12:30-2:30pm TuTh
goddard@cse.unl.edu
Lecture Notes
Most of these lecture notes are based on PowerPoint slides created by Drs. Bryant and O'Hallaron for the textbook we are using.
Administivia (
2-up
) (
6-up
)
Lecture 1: Introduction to Computer Systems (
2-up
) (
6-up
)
Lecture 2: Bits and Bytes (
2-up
) (
6-up
)
Lecture 3: Integers (
2-up
) (
6-up
)
Lecture 4: Floating Point (
2-up
) (
6-up
)
Lecture 5: Machine-Level Programming I: An Introduction (
2-up
) (
6-up
)
Lecture 6: Machine-Level Programming II: Control Flow (
2-up
) (
6-up
)
Lecture 7: Machine-Level Programming III: Procedures (
2-up
) (
6-up
)
Lecture 8: Machine-Level Programming IV: Structured Data (
2-up
) (
6-up
)
Lecture 9: Machine-Level Programming V: Wrap-up (
2-up
) (
6-up
)
Lecture Notes on Intel Architecture
Supplementary Reading Material from Intel:
Basic Execution Environment
Procedure Calls, Interrupts, and Exceptions
Data Types and Addressing Modes
Instruction Set Summary
Intel Architecture Software Developer's Manual Volume 1: Basic Architecture
-- Most of the relevant information for this class is in the four preceding documents.
Intel Architecture Software Developer's Manual Volume 2: Instruction Set Reference
-- I do not thing you will need this document. The above Instruction Set Summary document should be sufficient.
Intel Architecture Software Developer's Manual Volume 3: Systems Programming
-- Chapters 2, 3, 4, 5, 6, and 8 are very usefull (especially Chapter 2). I would ignore the other chapters of this 658 page document for now.
Lecture 10: Processor Architecture I: Y86 ISA (
2-up
) (
6-up
)
Lecture 11: Processor Architecture II: Logic Design (
2-up
) (
6-up
)
Lecture 12: Processor Architecture III: Sequential Implementation (
2-up
) (
6-up
)
Lecture 13: Processor Architecture IV: Pipelined Implementation (
2-up
) (
6-up
)
Lecture 14: Processor Architecture V: Making the Pipelined Implementation Work (
2-up
) (
6-up
)
Lecture 15: Processor Architecture VI: Wrap-Up of Pipelined Design and Implementation (
2-up
) (
6-up
)
Lecture 16: Memory Hierarchy (
2-up
) (
6-up
)
Lecture 17: Cache Memories (
2-up
) (
6-up
)
Lecture 18: Linking (
2-up
) (
6-up
)
Lecture 19: Exceptional Control Flow I (
2-up
) (
6-up
)
Lecture 20: Exceptional Control Flow II (
2-up
) (
6-up
)
Lecture 21: Virtual Memory (
2-up
) (
6-up
)
Lecture 22: System Level I/O (
2-up
) (
6-up
)
Lecture 23: Internetworking (
2-up
) (
6-up
)
Lecture 24: Network Programming (
2-up
) (
6-up
)
Lecture 25: Web Services (
2-up
) (
6-up
)
Steve Goddard
<goddard@cse.unl.edu>
Last modified: Thu Jan 8 12:13:57 CST 2004