Basic Computer Architecture

CSCE 496/896: Embedded Systems Witawas Srisa-an

Review of Computer Architecture

- Credit: Most of the slides are made by Prof. Wayne Wolf who is the author of the textbook.
- I made some modifications to the note for clarity.
 - Assume some background information from CSCE 430 or equivalent



















Instruction set characteristics

- Fixed vs. variable length.
- Addressing modes.
- Number of operands.
- Types of operands.











label1 ADR r4,c LDR r0,[r4] ; a comment ADR r4,d LDR r1,[r4] SUB r0,r0,r1 ; comment destination





















- Very long instruction word (VLIW) processing provides significant parallelism.
- Rely on compilers to identify parallelism.

















Memory Hierarchy Complication

	Pentium 3-M	Pentium 4-M	Pentium M
Core	P6 (Tualatin 0.13µ)	Netburst (Northwood 0.13µ)	"P6+" (Banias 0.13µ, Dothar 0.09µ)
L1 Cache (data + code)	16Kb + 16Kb	8Kb + 12Kµops (TC)	32Kb + 32Kb
L2 Cache	512Kb	512Kb	1024Kb
Instructions Sets	MMX, SSE	MMX, SSE, SSE2	MMX, SSE, SSE2
Max frequencies (CPU/FSB)	1.2GHz 133MHz	2.4GHz 400MHz (QDR)	2GHz 400MHz (QDR)
Number of transistors	44M	55M	77M, 140M
SpeedStep	2nd generation	2nd generation	3rd generation

End of Overview

Next class: Altera Nios II processors